Important suggestions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more importance. (Not applicable for subject English and communication skills)
4) While assessing figures, examiner may give credit for principle components indicated in a figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate’s answers and model answer.
6) In case some questions credit may be given by judgment on part of examiner of relevant answer based on candidate understands.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

<table>
<thead>
<tr>
<th>Q.1</th>
<th>Attempt any FIVE of the following</th>
<th>5x2= 10 Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>a)</td>
<td>Construct OR gate using NAND gate.</td>
<td></td>
</tr>
<tr>
<td>Ans:</td>
<td>OR gate using NAND gate:</td>
<td>(2 Marks)</td>
</tr>
<tr>
<td></td>
<td>[Diagram of OR gate using NAND gate]</td>
<td></td>
</tr>
<tr>
<td>b)</td>
<td>Compare Harward and Von-Neuman architecture. (any two points)</td>
<td>( Any Two point expected: 1 Mark each, Total 2 Marks)</td>
</tr>
<tr>
<td>Ans:</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>S.No</td>
<td>Harward architecture</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>The computer has two separate memories for storing data and program. e.g. 8051 microcontroller</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Faster Execution of program</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Requires more hardware because of separate bus-structure</td>
</tr>
</tbody>
</table>
c) Write the excitation table for T-FF.

Ans:

<table>
<thead>
<tr>
<th>Q(t)</th>
<th>Q(t+1)</th>
<th>T</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>No change</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Complement</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Complement</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>No Change</td>
</tr>
</tbody>
</table>

(2 Marks)

d) Define: (i) Address bus (ii) Data bus.

Ans:

Address bus:
It is the bunch of wires which carry binary address of the peripheral that is connected to CPU.

Data Bus:
It is the bunch of wires which carry binary data that is exchanged between CPU and peripheral.

(1 Mark each, Total 2 Marks)

e) List the different addressing modes of 8051.

Ans:

Following addressing modes of 8051:

(Any Two point expected: 1 mark each, Total 2 Mark)

1) Immediate addressing mode
2) Direct Addressing mode
3) Register addressing mode
4) Register indirect addressing mode
5) Indexed addressing mode

f) Define: (i) Assembler (ii) Compiler

Ans:

(i) Assembler:
Assembler converts assembly language program into object code or machine code.

(ii) Compiler:
Compiler converts higher level language programs (C language) into machine codes.
g) Find the number of address lines required for (i) 4K RAM (ii) 8K ROM

Ans:
(i) For 4K RAM : - 12 address line as $2^{12}=4096$  
(1 Mark)
(ii) For 8K ROM : - 13 address lines as $2^{13}=8192$  
(1 Mark)

Q. 2 Attempt any THREE of the following 3x4= 12 Marks

a) State & explain De-Morgan's first theorem.

Ans: De-Morgan's first theorem:  

De-Morgan's Theorem is mainly used to solve the various Boolean algebra expressions. The Demorgan's theorem defines the uniformity between the gate with same inverted input and output. It is used for implementing the basic gate operation likes NAND gate and NOR gate.

It states that “when OR sum of two variables is inverted, it is equivalent to ANDing of NOT output of each variable”

$$A + B = \overline{A} \cdot \overline{B}$$

b) Compare microprocessor & microcontroller. (any four points)

(Any four point expected: 1 mark each, total 4 Mark)

<table>
<thead>
<tr>
<th>S.No</th>
<th>Microprocessor</th>
<th>Microcontroller</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>It is just a CPU i.e. central processing unit with address and data bus. It requires memory and other peripherals to make a computer</td>
<td>It is a computer on single chip. It consists of CPU memory and peripherals in a single chip.</td>
</tr>
<tr>
<td>2</td>
<td>It does not have digital input output ports. Needs to be externally connected</td>
<td>It has several digital input output lines 8051 has 32 I/O lines</td>
</tr>
<tr>
<td>3</td>
<td>It is mainly used for information processing, multimedia and for making desktop computer.</td>
<td>It is mainly used for digital control in industrial applications or in home appliances</td>
</tr>
<tr>
<td>4</td>
<td>It can have large external memory</td>
<td>Memory capacity is small</td>
</tr>
<tr>
<td>5</td>
<td>It is based on VonNeumann architecture</td>
<td>It is based on Harward architecture</td>
</tr>
<tr>
<td>6</td>
<td>Cost and size of hardware is large</td>
<td>It is cheaper in cost and compact in size</td>
</tr>
<tr>
<td>7</td>
<td>Example: 8085 microprocessor, Pentium processor</td>
<td>Example: 8051, 8052 microcontroller</td>
</tr>
</tbody>
</table>
### c) Solve the following SOP expressions with the help of K-map:

(i) \( F(A, B, C, D) = \Sigma m (0, 1, 3, 4, 5, 7) \)

(ii) \( F(A, B, C) = \Sigma m (0, 1, 4, 5, 6, 7) \)

**Ans:**

(i) \( F(A, B, C, D) = \Sigma m (0, 1, 3, 4, 5, 7) : \)

(ii) \( F(A, B, C) = \Sigma m (0, 1, 4, 5, 6, 7) : \)

### d) Write any two laws of Boolean algebra. Justify with the help of truth table.

**Ans:**

The basic Laws of Boolean Algebra can be stated as follows: (Any Two expected)

1. **Commutative Law** states that the interchanging of the order of operands in a Boolean equation does not change its result. For example:
   1. OR operator → \( A + B = B + A \)
   2. AND operator → \( A \cdot B = B \cdot A \)

2. **Associative Law** of multiplication states that the AND operation are done on two or more than two variables. For example:
   \( A \cdot (B \cdot C) = (A \cdot B) \cdot C \)

3. **Distributive Law** states that the multiplication of two variables and adding the result with a variable will result in the same value as multiplication of addition of
the variable with individual variables. For example:
\[ A + BC = (A + B) (A + C). \]

**OR**

1. Annulment law:
   \[ A.0 = 0 \]
   \[ A + 1 = 1 \]
2. Identity law:
   \[ A.1 = A \]
   \[ A + 0 = A \]
3. Idempotent law:
   \[ A + A = A \]
   \[ A.A = A \]
4. Complement law:
   \[ A + A' = 1 \]
   \[ A.A' = 0 \]
5. Double negation law:
   \[ ((A)')' = A \]
6. Absorption law:
   \[ A.(A+B) = A \]
   \[ A + AB = A \]

**OR**

Q.3 Attempt any THREE of the following 12 Marks

   a) List any eight features of microcontroller 8051.

   Ans: Following features of microcontroller 8051.
   
   (Any four point expected: 1 mark each, total 4 Mark)
1) 4kbytes of Program memory
2) 128 bytes of data memory
3) 1 serial port
4) 2 internal timers of 16bit
5) 40 pin device
6) Power supply voltage 5V
7) 5 interrupt sources
8) Harvard architecture
9) 32 bidirectional IO lines divided in 4 IO ports
10) 16 address and 8 data lines available on port P0 and P2

b) Compare TTL, CMOS & ECL families on the following : (i) Power dissipation (ii) Noise Margin (iii) Speed of Operation (iv) Fan-in

Ans:

<table>
<thead>
<tr>
<th>S.No</th>
<th>Point</th>
<th>TTL</th>
<th>CMOS</th>
<th>ECL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Power dissipation</td>
<td>10mW</td>
<td>0.001mW</td>
<td>175mW</td>
</tr>
<tr>
<td>2</td>
<td>Noise margin</td>
<td>Very good 0.5V</td>
<td>Excellent,1.5V</td>
<td>Good 0.16V</td>
</tr>
<tr>
<td>3</td>
<td>Speed of operation</td>
<td>fast</td>
<td>Moderate</td>
<td>fastest</td>
</tr>
<tr>
<td>4</td>
<td>Fan-in</td>
<td>12-14</td>
<td>&gt;10</td>
<td>&gt;10</td>
</tr>
</tbody>
</table>

(Each point : 1 Mark, Total 4 Mark)

c) Describe the function of following pins of 8051 : (i) PSEN (ii) RESET (iii) ALE (iv) ĖA

Ans:

PSEN-

It is an output control signal used to enable external program memory. It is to be connected to /RD pin of external program memory.

RESET:

It is active high input signal to 8051 used to reset 8051. When it is HIGH, 8051 program counter is reset to 0000h.
### ALE:

Address latch enable. It is output control signal to indicate presence of address on lower 8 bit address lines AD0-AD7 on port P0.

**EA-**

It is active low control input signal. When /EA is at logic 0, external program memory is used. When /EA is at logic 1, internal program memory is used for address range 0000-0FFF.

---

d) Draw logic diagram of 4 : 1 multiplexer & give it's truth table.

**Ans:**  Logic diagram of 4 : 1 multiplexer & give it's truth table:

( Diagram: 2 Mark, Truth table: 2 Mark, Total 4 Mark)
Q.4  Attempt any THREE of the following 12 Marks

a) Draw a neat labelled interfacing diagram of 8051 with stepper motor.

Ans: labelled interfacing diagram of 8051 with stepper motor:  

\[\text{or equivalent figure}\]

b) Implement OR gate using transistor.

Ans: OR gate using transistor:  

\[\text{or equivalent figure}\]
c) Write the alternative function of Port-3 pins.

Ans: Alternative function of Port-3 pins:

<table>
<thead>
<tr>
<th>Port Pin</th>
<th>Alternate Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3.0</td>
<td>RXD (serial input port)</td>
</tr>
<tr>
<td>P3.1</td>
<td>TXD (serial output port)</td>
</tr>
<tr>
<td>P3.2</td>
<td>INTO (external interrupt 0)</td>
</tr>
<tr>
<td>P3.3</td>
<td>INT1 (external interrupt 1)</td>
</tr>
<tr>
<td>P3.4</td>
<td>T0 (Timer 0 external input)</td>
</tr>
<tr>
<td>P3.5</td>
<td>T1 (Timer 1 external input)</td>
</tr>
<tr>
<td>P3.6</td>
<td>WR (external data memory write strobe)</td>
</tr>
<tr>
<td>P3.7</td>
<td>RD (external data memory read strobe)</td>
</tr>
</tbody>
</table>

(4 Marks)

d) Draw master-slave JK FF & write it's truth table.

Ans: Master-slave JK FF & write it's truth table:

( Diagram: 2 Mark & truth table : 2 Marks)

or equivalent figure

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>CLK</th>
<th>Q</th>
<th>Q'</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td>Q₀</td>
<td>Q₀'</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td>Q₀'</td>
<td>Q₀</td>
</tr>
</tbody>
</table>

Hold
Reset
Set
Toggle (opposite state)

(e) Explain Boolean processor of 8051.

Ans: Explanation: Boolean processor of 8051:

The Boolean processor of 8051 offers single bit operations.
The internal RAM contains 128 bit addressable bits.

(4 Marks)
All port lines are bit addressable
Many SFRs are bit addressable. E.g. Accumulator, PSW register, TCON, IE register.
Different Boolean instructions are

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Byte</th>
<th>Cyc</th>
</tr>
</thead>
<tbody>
<tr>
<td>SETB C</td>
<td>Set Carry flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SETB bit</td>
<td>Set direct Bit</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CLR C</td>
<td>Clear Carry flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR bit</td>
<td>Clear direct bit</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CPL C</td>
<td>Complement Carry flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL bit</td>
<td>Complement direct bit</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MOV C.bit</td>
<td>Move direct bit to Carry flag</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>MOV bit.C</td>
<td>Move Carry flag to direct bit</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL C.bit</td>
<td>AND direct bit to Carry flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL C.bit</td>
<td>AND complement of direct bit to Carry flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL C.bit</td>
<td>OR direct bit to Carry flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL C.bit</td>
<td>OR complement of direct bit to Carry flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JC rel</td>
<td>Jump if Carry flag is set</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNC rel</td>
<td>Jump if No Carry flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JB bit.rel</td>
<td>Jump if direct Bit set</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>JNB bit.rel</td>
<td>Jump if direct Bit Not set</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>JBC bit.rel</td>
<td>Jump if direct Bit Is set &amp; Clear bit</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

Q.5 Attempt any TWO of the following 12 Marks

Execute the following program & specify the contents of Accumulator & status of PSW after execution. Also draw the format of PSW
MoV A, #OFH
MoV B, #03H
Div AB
End

Ans: (6 Marks)

1) ACC will be loaded with number 0Fh (15 decimal)
2) B register will be loaded with 03h (03 decimal)
3) Division instruction will be executed
4) Contents of A = 05H, B = 00h,
Carry flag = 0, OV flag = 0
b) Develop an ALP to generate square wave of 1kHz at port pin P1.3. Draw flowchart for it.

Ans: (6 Marks)

// assume clock input 12Mhz
// required counts = 65536-500=FE0Ch
MOV P1,#00000000B
MOV TMOD,#0000001B

MAIN:
SETB P1.0
ACALL DELAY
CLR P1.0
ACALL DELAY
SJMP MAIN

DELAY:
MOV TH0,#0FEH
MOV TL0,#00CH
SETB TR0

HERE:
JNB TF0,HERE
CLR TR0
CLR TF0
RET
END

A suitable flow chart may be given credit.

c) Explain full adder with its logic diagram & truth table.

Ans: full adder with its logic diagram & truth table: (Diagram: 3 Mark & Truth table: 3 Mark, Total 6 Marks)

or equivalent figure
Q.6  Attempt any TWO of the following  12 Marks

a)  Construct 3-bit synchronous UP counter using flip-flop. Also draw it's timing diagram.

Ans:  3-bit synchronous UP counter using flip-flop:

or Equivalent diagram

Timing diagram:

or Equivalent diagram

b)  Describe the following assembler directives with one example of each:
(i) ORG  (ii) DB  (iii) EQU  (iv) END  (v) CODE  (vi) DATA

Ans:  (Each assembler directives : 1 Mark, Total 6 Marks)

i) ORG:  (Origin) It is the assembler directive to indicate starting address of program.

Example:
ORG 0000h
LJMP MAIN

ii) DB – Define Byte It is the directive used to define 8 bit data

example:  DATA1  DB 39H
iii) **EQU**: Equate It is the directive used to define constant without occupying memory location.

Example: `COUNT EQU 25`

iv) **END**: end of program. It is the directive used to indicate end of assembly program

v) **CODE**: It is the directive used to indicate assembler to start CODE segment

vi) **DATA**: It is the directive used before variable declarations.

c) **Develop an ALP for interfacing of LED's with Port 1 of 8051. Draw interfacing diagram for the same.**

**Ans:** **Developing an ALP for interfacing of LED's with Port 1 of 8051:**

```assembly
MOV P1,#00h ;configure all lines of port P1 in output mode
AGAIN:
    MOV P1,#00h
    ACALL DELAY
    MOV P1,#0FFh
    ACALL DELAY
    SJMP AGAIN

DELAY:
    MOV R0,#0FFh
BACK2:
    MOV R1,#05H
BACK1:
    DJNZ R1,BACK1
    DJNZ R0,BACK2
END
```

**Interfacing diagram:**

![Diagram](image)

or equivalent diagram

-------------------------------END-------------------------------