Important suggestions to examiners:
1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more importance. (Not applicable for subject English and communication skills)
4) While assessing figures, examiner may give credit for principle components indicated in a figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate’s answers and model answer.
6) In case some questions credit may be given by judgment on part of examiner of relevant answer based on candidate understands.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

<table>
<thead>
<tr>
<th>Q.1</th>
<th>Attempt any FIVE of the following :</th>
<th>10 Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>a)</td>
<td>Draw the symbol of LED &amp; photodiode.</td>
<td></td>
</tr>
<tr>
<td>Ans</td>
<td>Symbol of LED :</td>
<td>Symbol of photodiode :</td>
</tr>
<tr>
<td></td>
<td><img src="image1" alt="LED Symbol" /></td>
<td><img src="image2" alt="Photodiode Symbol" /></td>
</tr>
<tr>
<td>b)</td>
<td>Define rectifier and list its types.</td>
<td></td>
</tr>
<tr>
<td>Ans</td>
<td>Definition:</td>
<td>(1 Mark)</td>
</tr>
<tr>
<td></td>
<td>A rectifier is a circuit that converts AC input voltage into DC output voltage.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Types :</td>
<td>(1 Mark)</td>
</tr>
<tr>
<td></td>
<td>1) Half wave rectifier</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2) Center tap full wave rectifier.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3) Bridge Rectifier</td>
<td></td>
</tr>
<tr>
<td>c)</td>
<td>List configurations of BJT.</td>
<td></td>
</tr>
<tr>
<td>Ans</td>
<td>Configurations of BJT :</td>
<td>(2 Marks)</td>
</tr>
<tr>
<td></td>
<td>1) Common Base (CB) configuration</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2) Common Emitter (CE) configuration</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3) Common Collector (CC) configuration</td>
<td></td>
</tr>
<tr>
<td>d)</td>
<td>State the output voltage for IC 7824 and IC 7906.</td>
<td></td>
</tr>
<tr>
<td>Ans</td>
<td>i) Output voltage for IC 7824 :</td>
<td>+ 24 V</td>
</tr>
<tr>
<td></td>
<td>ii) Output voltage for IC 7906 :</td>
<td>- 6 V</td>
</tr>
<tr>
<td>e)</td>
<td>Suggest the suitable diode type for rectifier circuit.</td>
<td></td>
</tr>
<tr>
<td>Ans</td>
<td>Any general purpose diodes 1N4001 to 1N4007 series</td>
<td>(2 Marks)</td>
</tr>
<tr>
<td></td>
<td>OR</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Silicon diode &amp; Germanium diode</td>
<td></td>
</tr>
</tbody>
</table>
f) Define the term line regulation.

Ans

Line Regulation:

Line regulation is the ability of a power supply to maintain a constant output voltage irrespective of any changes in input voltage.

---

g) Draw the symbol, logic expression and truth table of NOR gate.

Ans

The Symbol, logic expression and truth table of NOR gate:

\[
\begin{array}{ccc}
\text{X} & \text{Y} & \text{Z} \\
0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 0 \\
\end{array}
\]

---

Q.2 Attempt any THREE of the following: 12 Marks

a) Draw experimental circuit diagram and characteristics for forward biased P-N junction diode.

Ans: Experimental circuit diagram:

\[\text{or equivalent figure}\]

Forward biased P-N junction diode:

\[\text{or equivalent figure}\]
b) Explain Center-tapped full wave rectifier with the help of circuit diagram and draw input-output waveforms.

Ans: Diagram of Bridge rectifier: (Diagram: 2 Mark & Explanation: 2 Mark)

![Bridge rectifier diagram](image_url)

or equivalent diagram

Operation:

During positive half cycle of an AC supply, D1 will forward biased and current starts flowing through load. The output voltage is equal to +Vs.

During negative half cycle of an AC supply, D2 will forward biased and current starts flowing through load. The output voltage is equal to +Vs.

In this pulsating DC waveform will be obtained at the load.

c) Describe the operation of NPN transistor with neat diagram.

Ans: Operation of NPN transistor- (Diagram 2-Marks, Explanation 2-Marks)

![NPN transistor diagram](image_url)

or equivalent figure

N-p-n transistor is made by sandwiching thin layer of p-type semiconductor between two layers of n-type semiconductor. It has three terminals - Emitter, Base and collector. The npn transistor has two supplies, one is connected through the emitter base and one through the collector base. The supply is connected such that emitter-base are forward biased and collector base are reverse biased. It means, Base has to be more positive than the emitter and in turn, the collector must be
more positive than the base. The current flow in this type of transistor is carried through movement of electrons. Emitter emits electrons which are pulled by the base as it is more positive. This end up in the collector as it is more positive. In this way, current flows in the transistor.

d) Draw block diagram of IC 723. Write the functions of IC 723.

Ans:

Block diagram of IC 723:

![Block diagram of IC 723](image)

or equivalent figure

Functions of IC 723:

1. Series, shunt, switching and floating regulators
2. Basic Low-voltage Regulator (Vo = 2 to 37 volts)
3. Low Voltage High Current Regulator.

OR

Block diagram explanation:

Temperature compensated zener diode, constant current source and reference amplifier constitutes the reference element. In order to get a fixed voltage from zener diode, the constant current source forces the zener to operate at a fixed point.

Output voltage is compared with this temperature compensated reference potential of the order of 7 volts. Error amplifier is high gain differential amplifier. It’s inverting input is connected to the either whole regulated output voltage or part of that from outside. For later case a potential divider of two scaling resistors is used. Scaling resistors help in getting multiplied reference voltage or scaled up reference voltage.

Error amplifier controls the series pass transistor Q1, which acts as variable resistor. The series pass transistor is a small power transistor having about 800 mW dissipation. The unregulated power supply source (< 36V d.c.) is connected to collector of series pass transistor.

Transistor Q2 acts as current limiter in case of short circuit condition. It senses drop across lc placed in series with regulated output voltage externally.
The frequency compensation terminal controls the frequency response of the error amplifier. The required roll-off is obtained by connecting a small capacitor of 100 pF between frequency compensation and inverting input terminals.

**Q.3**

Attempt any THREE of the following: 12 Marks

a) Draw the block diagram of regulated DC power supply and explain the function of each block.

Ans: **Diagram:**

![Block Diagram](image)

or equivalent figure

Functions of each block:

1) **Transformer:**
   
   It converts an AC input source to AC required output without changing frequency. The transformer is step up or step down transformer.

2) **Rectifier:**
   
   It is a circuit which is used to convert AC into pulsating DC. A rectifying diode is used.

3) **Filter:**
   
   It is a circuit used to convert pulsating DC into pure DC. A inductor and capacitors are used as filter.

4) **Voltage regulator:**
   
   An unregulated DC voltage is converted into regulated DC voltage. IC 78XX & 79XX series are used as regulator.

b) Differentiate between positive and negative feedback on the basis of (i) overall phase shift (ii) voltage gain (iii) stability (iv) applications

Ans:

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Parameter</th>
<th>Positive feedback</th>
<th>Negative feedback</th>
</tr>
</thead>
<tbody>
<tr>
<td>i)</td>
<td>overall phase shift</td>
<td>0° or 360° (In phase)</td>
<td>180° out of phase</td>
</tr>
<tr>
<td>ii)</td>
<td>voltage gain</td>
<td>Increases</td>
<td>Decreases</td>
</tr>
<tr>
<td>iii)</td>
<td>stability</td>
<td>Poor</td>
<td>Better</td>
</tr>
<tr>
<td>iv)</td>
<td>applications</td>
<td>Oscillator</td>
<td>Amplifier</td>
</tr>
</tbody>
</table>
**c) Describe transistor as a switch with neat sketch.**

**Ans:**

**Working:**

( Diagram 2 Marks Explanation 2 Marks)

From the circuit we can see that the control input Vin is given to base through a current limiting resistor Rb and Rc is the collector resistor which limits the current through the transistor.

When a sufficient voltage V is given to input, transistor becomes ON & it goes into saturation. During this condition the Collector Emitter voltage Vce will be approximately equal to zero, ie the transistor acts as a short circuit & Vo = 0.

When input voltage V=0, transistor becomes OFF & it goes into cutoff. The transistor acts as an open circuit. During this condition the Collector Emitter voltage Vce=Vcc. Therefore Vo = Vcc.

**or equivalent figure**

---

**d) An AC supply of 230 V is applied to half wave rectifier circuit. A transformer turns ratio is 20 : 1. Find i) Output DC voltage (ii) Peak Inverse Voltage (PIV)**

**Ans:**

Given Data : V primary = 230Vrms. Turns ratio = 20:1

\[ V_{secondary} = V_{primary} / 20 = 230/20 = 11.5 \text{ Vrms} \]  

\[ V_m = \sqrt{2} \times V_{rms} = \sqrt{2} \times 11.5 = 16.26 \text{ V} \]  

i) **Output DC voltage** = \( V_m / \pi = 16.26 / 3.14 = 5.17 \text{ V} \)  

ii) **Peak Inverse Voltage (PIV)** = \( V_m = 16.26 \text{ V} \)
Q.4 Attempt any THREE of the following : 12 Marks

a) List the applications of RC oscillator and crystal oscillator. (two each)

**Ans:**

**Applications of RC oscillator :**
1) In AF signal generators
2) In radio transmitter & Receivers
3) Sine wave generator.

**Applications of Crystal oscillator**
1) Electronic navigation systems
2) Frequency Synthesizers
3) Timing circuits (Clock) with high stability.
4) RADAR systems.

b) Draw the circuit diagram of bridge rectifier with $\pi$ filter. Draw its input and output waveform.

**Ans:**

Circuit diagram of bridge rectifier with $\pi$ filter : (2 Marks)

[Diagram of bridge rectifier with $\pi$ filter]

or equivalent figure

Input and output waveform: (2 Marks)

[Input and output waveform diagram]

or equivalent figure
c) In a common base connection, current amplification factor ($\alpha$) is 0.9. If the emitter current is 1 mA, determine the value of base current.

**Ans:**

Given data: $\alpha = 0.9$

- $I_E = 1\text{ mA}$
- As $\alpha = \frac{I_C}{I_E}$
- Therefore $I_C = 0.9 \text{ mA}$
- $I_E = I_C + I_B$ $\quad$ …..(Assume $I_{CBO} = 0$)
- $I_B = 0.1\text{ mA}$

**OR**

- $I_B = (1 - \alpha) I_E$
- $I_B = 0.1\text{ mA}$

---

d) Describe the working principle of photodiode with proper diagram.

**Ans:**

**Diagram of photo diode:**

[Diagram of photo diode]

**Working principle of photo diode:**

When photons of energy greater than 1.1 eV hit the diode, electron-hole pairs are created. The intensity of photon absorption depends on the energy of photons – the lower the energy of photons, the deeper the absorption is. This process is known as the inner photoelectric effect.

If the absorption occurs in the depletion region of the p-n junction, these electron hole pairs are swept from the junction - due to the built-in electric field of the depletion region. As a result, the holes move toward the anode and the electrons move toward the cathode, thereby producing photocurrent.
In a full wave rectifier $V = 10$ V, $R_i = 10$ kΩ. Find out $V_{dc}$, $I_{dc}$ and Ripple factor. [Refer Fig. 1)

$V_{dc} = \frac{2V_m}{\pi} = 6.367$ V  

$I_{dc} = \frac{V_{dc}}{R_L} = 0.637$ mA  

$Im = \frac{V_m}{R_L} = 1$ mA  

Ripple Factor = $\sqrt{\left(\frac{I_{RMS}}{I_{DC}}\right)^2 - 1} = 0.48$

Q.5

Attempt any TWO of the following : 12 Marks

(a) Identify type of BJT configuration having following features :
   (i) BJT configuration having the least current gain.
   (ii) KIT configuration called as voltage follower.
   (iii) BJT configuration having current gain less than one.
   (iv) BJT configuration suitable for impedance matching.
   (v) BIT configuration suitable for voltage amplification.
   (vi) BJT configuration having the least output impedance.

Ans: (Each 1 Mark)

(i) BJT configuration having the least current gain : Common Base Configuration
(ii) KIT configuration called as voltage follower: Common Collector Configuration
(iii) BJT configuration having current gain less than one : Common Base Configuration
(iv) BJT configuration suitable for impedance matching: Common Collector Configuration
(v) BIT configuration suitable for voltage amplification: Common Emitter Configuration
(vi) BJT configuration having the least output impedance: Common Collector Configuration
b) Find out the input voltage of the zener regulator shown in Fig. 2. Assume Rs = 200 Ω and 1z (max) = 25 mA.

Ans: Given Rs = 200 ohm, R_L = 2Kohm, Iz(max) = 25mA

Vo = 30V
So Vz = Vo = 30V. 

The input voltage range

A) Vs.max = Imax × R + Vz .................(1)

Imax = Izmax + I_L = IZmax + Vz/R_L = 40 mA.

Therefore from equation (1)

Vs.max = 38 V

B) Assuming Iz min = 20 % of I z max = 5 mA … Practically to maintain zenner diode in breakdown condition.

So , Vs min = Is × Rs + Vz .......... I_s = Iz + I_L = 20 mA
= 34 V.

So, Input voltage ranging from 34V to 38V. 

Note : Full marks may be given for calculating input Vsmax =38V

c) Convert the following numbers :

i) (456)_{10} = ( )_{2}
ii) (5A)_{16} = ( )_{10}
iii) (43) = ( )_{2}
iv) (101011)_{2} = ( )_{16}
v) (204)_{10} = ( )_{8}
vii) (259)_{10} = ( )_{16}

Ans: Convert the following numbers : 

i) (456)_{10} = (111001000)_{2}

ii) (5A)_{16} = (90)_{10}

iii) (43)_{10} = (101011)_{2}

iv) (101011)_{2} = (28)_{16}

v) (204)_{10} = (314)_{8}

vi) (259)_{10} = (103)_{16}
Q.6 Attempt any TWO of the following : 12 Marks

(a) Identify the circuit shown in Fig. 3. Find out frequency of oscillator of the circuit.

Ans:

Circuit Diagram : Colpitts Oscillator (2 Marks)

\[ \text{Frequency} = \frac{1}{2\pi \sqrt{LC_{eq}}} \text{ where } C_{eq} = \frac{C_1C_2}{C_1+C_2} \] (2 Marks)

So \( C_{eq} = 5\text{nF} \) \& \( f = 208.95 \text{ KHz.} \) (2 Marks)

(b) Draw output characteristics of common emitter [CE] configuration and explain active, saturation and cut-off regions in detail.

Ans: Characteristics of common emitter [CE] configuration (3 Marks)

or equivalent figure
Explanation:

(1) Active Region:
In this region collector junction is reverse biased and emitter junction is forward biased. It is the area to the right of $V_{CE} = 0.5\, V$ and above $I_B = 0$. In this region transistor current responds most sensitively to $I_B$. If transistor is to be used as an amplifier, it must operate in this region.

(2) Cut Off:
In this region collector junction is reverse biased and emitter junction is reverse biased. Cut off in a transistor is given by $I_B = 0$, $I_C = I_{CO}$.

(3) Saturation Region:
In this region both junctions are forward biased. Since the voltage $V_{BE}$ and $V_{BC}$ across a forward is approximately 0.7 V therefore, $V_{CE} = V_{CB} + V_{BE} = -V_{BC} + V_{BE}$ is also few tenths of volts. In this region the transistor collector current is approximately given by $V_{CC}/R_C$ and independent of base current.

Refer the diagram shown in Fig. 4. What should be logic level at D input to make:
(i) LED ON (ii) LED OFF (iii) Justify your answer by giving step-by-step output of each stage. o+ 5V

---

**D Flip Flop Truth Table:**

<table>
<thead>
<tr>
<th>clk</th>
<th>D</th>
<th>Q</th>
<th>$\overline{Q}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Q</td>
<td>$\overline{Q}$</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Q</td>
<td>$\overline{Q}$</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Q</td>
<td>$\overline{Q}$</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Q</td>
<td>$\overline{Q}$</td>
</tr>
</tbody>
</table>

**SR Flip Flop Truth Table:**

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Q</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Previous State</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Reset</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Set</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>?</td>
<td>Forbidden</td>
</tr>
</tbody>
</table>

Looking at the truth table and given circuit diagram to get logic level at D input for following output:
<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
</table>
| i) | LED ON: This indicates output of SR FF $Q_A = 1$. To get $Q_A = 1$, $S =1$.  
So, $Q=1$. To get $Q=1$, $D=1$.  
Therefore $D = 1$ for LED ON condition (3 Marks) |
| ii) | LED OFF: This indicates output of SR FF $Q_A = 0$. To get $Q_A = 0$, $S =0$.  
So, $Q=0$. To get $Q=0$, $D=0$.  
Therefore $D = 0$ for LED OFF condition (3 Marks) |