

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

# **MODEL ANSWER**

### **WINTER-17 EXAMINATION**

# Subject Title: Very Large Scale Integration

Subject Code:

17659

<u>Important Instructions to examiners:</u>

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.

For programming language papers, credit may be given to any other program based on equivalent concept

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1	A)	Attempt any three:	12-Total Marks
	a)	Write VHDL program for 3 bit up counter.	4M
	Ans:	library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;  entity Counter_3bit is    Port ( CLK : in STD_LOGIC;         Count : out STD_LOGIC_VECTOR (2 downto 0)); end Counter_3bit;  architecture Behavioral of Counter_3bit is         signal cin : std_logic_vector(2 downto 0) :="000"; begin         process(CLK)         begin         if(rising_edge(CLK)) then         if(cin = "111") then         cin<= "000";         else         cin<= cin + 1;         end if;	Entity-1M, Architecture 3M
		end if;  Count <= cin; end process; end Behavioral;	



	<u>OR</u>	
	signal cin : std_logic_vector(2 downto 0) :="000";	
	begin	
	process(CLK)	
	begin	
	if (CLK= '1' and CLK'event) then	
	$cin \le cin + 1;$	
	end if;	
	Count <= cin;	
	end process;	
	end Behavioral;	
<b>b</b> )	Define the terms:	4M
	i) Noise margin	
	ii) Skew.	
Ans:		2M
	Only definition is expected correct definition of each carries 2 Marks	
	Noise Margin:	
	Noise margin is the amount of noise that a CMOS circuit could withstand without	
	compromising the operation of circuit.	
	<u>OR</u>	
	It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate	
	or circuit to tolerate any noise present in a signal without performing a wrong operation).	
	Skew:	
	The clock signal, which is said to be applied simultaneously to all the flip-flops, may cause a	2M
	minute delay changes due to some variation in the wiring between the components. Due to this, it	2111
	may happen that the clock signal may arrive at the clock inputs of different flip-flops at different	
	times. This delay is termed as skew.	
	OR	
	The difference in the clock arrival time is call clock skew.	
	$\underline{\mathbf{OR}}$	
	In circuit designs, <b>clock skew</b> (sometimes called <b>timing skew</b> ) is a phenomenon	
	in synchronous circuits in which the clock signal (sent from the clock circuit) arrives at	
	different components at different times.	
c)	State the use and syntax of:	4M
-	i) Signal	
	ii) Constant.	
Ans:	Signal: Signals are communication media between entities. Signals are nothing but wires	2M each
	which connect two or more components lying inside IC. Signals can be declared in package	
	can be shared among entities and are called global signals. Signals hold a list of values which	
	includes the current value of the signal and a set of possible future values that are to appear	
	on the signal. Signal objects are used to connect entities together to form models.	
	Signals declared in any entity declaration section are global to any architecture for that	
	entity. Signals declared in architecture can only be referenced in that architecture only.	
	<b>Syntax</b> : Signal signal_name :signal type := initial value.	
	<b>Constant:</b> Constant objects are names assigned to specific values of a type. Constant is an	



	object in VHDL whose value cannot be changed once defined for the design. By use of constant model becomes readable and easy to update. A single value of a given type is assigned to the constant before simulation starts and this value cannot be changed during simulation.  Syntax: Constant constant_name: type_name := value.  Note: initial value if any	
<b>d</b> )	Draw two input NAND gate using CMOS technology. Write its truth table.	4M
Ans:	<u>Diagram-</u>	2M
	$A \circ \bigcap_{Y = AB} T_3$ $Y = AB$ NAND Gate	
	Truth table-           A         B         T1         T2         T3         T4         Y           0         0         OFF         OFF         ON         ON         Vdd           0         Vdd         ON         OFF         ON         OFF         Vdd           Vdd         0         OFF         ON         OFF         ON         Vdd           Vdd         Vdd         ON         ON         OFF         OFF         O	Truth table 2M
e)	Explain efficient coding style.	4M
Ans:	<ul> <li>A coding style is set of rules that a programmer uses for choosing an expressive form to use in the given situation.</li> <li>There may be more than one method to model a particular design part but only a few would yield better performance.</li> <li>The essence of VHDL coding lies in understanding which style yields the ultimate performance under the given set of specifications.</li> <li>The key to higher performance is to avoid writing code that needlessly creates additional work for the HDL compiler and synthesizer, which, in turn, generates designs with greater number of gates.</li> <li>Basically, any coding style that gives the HDL simulator information about the design that</li> </ul>	4M

	cannot be passed onto the synthesis tool is a bad coding style.	_				
	Rules:					
	1. Use optimised standard libraries: The performance is increased when standard libraries					
	are used instead of unoptimized.					
	2. Reduce process sensitivity: this will prevent the function getting unnecessarily and					
	repeatedly executed.  3. Reducing waits.					
	4. Reduce delay calculations.					
	5. Integers vs. Vectors: To increase the performance ranged integers are used in entity instead of std_logic_vectors. The simulator may be able to process the design faster and					
	efficiently. 6. Optimize everything above 1%: The performance analyser will identify the lines of code					
	that consumes the greatest CPU time and display these lines in order in the performance profile window.					
D)	Calva any ana t	12-Total				
<b>B</b> )	Solve any one:	Marks				
ı)	Explain different level of simulation in brief	6M				
Ans:	• Behavioural Simulation: Behavioural simulation employs a high level of abstraction to	1M each				
	model the decidn. And also timing aspects are considered					
	model the design. And also timing aspects are considered. <b>Ex:</b> f <=a and b after ns;					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation: It requires transistor models. The circuit is</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation.</li> <li>Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation.</li> <li>Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation.</li> <li>Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives</li> </ul>					
•)	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation.</li> <li>Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives analog results. It is the most accurate method. The frequency response can also be computed.</li> </ul>	6M				
<b>)</b>	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation.</li> <li>Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives</li> </ul>	6M				
)	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation:  Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives analog results. It is the most accurate method. The frequency response can also be computed.</li> <li>Explain following statement with example: i) Process statement it) Wait statement.</li> </ul>					
	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation:  It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives analog results. It is the most accurate method. The frequency response can also be computed.</li> <li>Explain following statement with example:  i) Process statement: Process statement is the primary mechanism used in sequential</li> </ul>	6M 3M Each				
o) Ans:	<ul> <li>Ex: f &lt;=a and b after ns;</li> <li>Functional simulation: It ignores the timing aspects of the circuit and verifies only the functionality of the design.</li> <li>Static timing analysis: It has a built in tool that computes delay for each timing path. It does not require input stimuli. The reports are generated after simulation.</li> <li>Gate level simulation: It is used to check the timing performance of a design. The delay parameters of logic cells are used to verify timings.</li> <li>Switch level simulation: It is one level below the gate level simulation. It models transistors which are used in gates as switches. It provides more accurate timing predictions than the gate level simulation:  Transistor level or circuit level simulation: It requires transistor models. The circuit is described in terms of resistances, capacitances, voltages and current sources. A set of mathematical equations relating current and voltage is set up and solved by numerical techniques. It requires data structures and large amount of computing resources and gives analog results. It is the most accurate method. The frequency response can also be computed.</li> <li>Explain following statement with example: i) Process statement it) Wait statement.</li> </ul>					

# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)



(ISO/IEC - 27001 - 2005 Certified)

any of the signals in the sensitivity list, the statements within the process is executed. Inside the process the execution of statements will be sequential and if one entity is having two processes the execution of these processes will be concurrent. At the end it waits for another event to occur.

```
library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC UNSIGNED.ALL;
   entity Counter 3bit is
     Port ( CLK : in STD_LOGIC;
         Count: out STD LOGIC VECTOR (2 downto 0));
   end Counter_3bit;
   architecture Behavioral of Counter_3bit is
     signal cin: std_logic_vector(2 downto 0) :="000";
   begin
     process(CLK)
     begin
       if (CLK='1' and CLK'event) then
   cin \le cin + 1:
          end if:
       Count <= cin;
     end process;
end Behavioral;
```

### ii) Wait Statements:

wait: statement suspends the execution of a process or procedure until some conditions are met.

```
wait on [sensitivity list]; eg. wait on clk;
```

```
wait until [condition]; wait until clk='1'' wait for [time out expression]; wait for 20 ns;
```

# OR

Wait statements put the process execution on hold until the specified condition is fulfilled. If no condition is given, the process will never be reactivated again.

Wait statements must not be combined with a sensitivity list, independent from the application field. Wait statement stop the process execution. The Process is continued when the instruction is fulfilled


### **Different types of wait statement:**

- ➤ Wait for a specific time: wait for SPECIFIC\_TIME;
- ➤ Wait for a signal event: wait on SIGNAL\_LIST;
- ➤ Wait for a true condition (requires an event): wait until CONDITION;



	<b>Exampl</b>	<u>e:</u>				
	entity I		:			
	p bit;	ort(D, CLK :	in			
	on,	Q : 0	out			
	bit);		out			
	end FF	,				
		cture BEH1 of FF is				
	begin					
	proce begin	SS				
	_	on CLK;				
		LK = '1') then				
		Œ D;				
	end					
		ocess;				
,	end BE	·			12-Tota	
	Attempt any two:					
a)	Differe	tiate between BJT and Cl	MOS.		Marks 4 M	
Ans:					Any 4 p	
	Sr.	Bipolar Junction T	ransistor	Complementary Metal Oxide	1M each	
	No.	Dipoliti o time tion 11		Semiconductor		
	1	BJT junctions are emitter base	e and			
		BJT junctions are emitter base collector	e and	CMOS junctions are gate, source, drain and substrate		
		collector	e and	CMOS junctions are gate, source, drain and substrate		
	1		e and	CMOS junctions are gate, source, drain and		
	2	collector  LOW power applications	e and	CMOS junctions are gate, source, drain and substrate High power applications		
	2 3	collector  LOW power applications  Bipolar device	e and	CMOS junctions are gate, source, drain and substrate High power applications Unipolar Device		
	1 2 3 4	collector  LOW power applications  Bipolar device  Low input Impedance	e and	CMOS junctions are gate, source, drain and substrate  High power applications  Unipolar Device  High Input Impedance		
	1 2 3 4 5	collector  LOW power applications  Bipolar device  Low input Impedance  Low current gain	e and	CMOS junctions are gate, source, drain and substrate High power applications Unipolar Device High Input Impedance High Current gain		
	1 2 3 4 5 6	collector  LOW power applications  Bipolar device  Low input Impedance  Low current gain  More fan out		CMOS junctions are gate, source, drain and substrate  High power applications  Unipolar Device  High Input Impedance  High Current gain  Less fan out		
	1 2 3 4 5 6 7	collector  LOW power applications  Bipolar device  Low input Impedance  Low current gain  More fan out  Low packing density	ves rise to a	CMOS junctions are gate, source, drain and substrate  High power applications  Unipolar Device  High Input Impedance  High Current gain  Less fan out  High Packing density		


(Autonomous) (ISO/IEC - 27001 - 2005 Certified)



	Explanation-	2M
	HDL Design flow for Synthesis:	
	• To convert RTL (register description to gates), there are three steps as under:	
	1. Translation	
	2. Boolean Optimization	
	3. Optimization	
	1. Translation:	
	<ul> <li>RTL description is translated to un-optimized Boolean description usually with primitive gates like AND and OR gates, and flip-flops and latches.</li> </ul>	
	RTL description to Boolean equivalent circuit is not controlled by user.	
	2. Boolean Optimization:	
	Algorithms are executed on the Boolean optimized description.	
	3. Optimization:	
	Optimization process takes an unoptimization Boolean description.	
	Optimization uses number of algorithms to convert unoptimizes Boolean descriptions	
	to a very low level description (PLC format).	
	• Thus, when we optimize 'PLA Format', we get description. We have to reduce the	
	logic generated by sharing common terms.	
	Optimized Boolean equivalent description is mapped to actual logic gates by making	
	use of technology library of target process.	
	<u>OR</u>	
	1. Describe your design with HDL	
	2. Perform RTL simulation	
	3. Synthesizing your design	
	4. Create Xilinx Netlist Files (XNF/EDIF etc)	
	5. Perform Functional Simulation	
	6. Floor planning of design (optional)	
	7. Placing and routing	
	8. Perform a timing simulation (post layout)	
l)	Draw ASIC design flow and explain it.	4M
ns:	Diagram-	2M
11J+	2-2-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	<b>2171</b>
		1

# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)






well.

# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)



The well depth is optimized to ensure against p-substrate to p+ diffusion breakdown

without compromising the n-well to n+ mask separation.

# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)




(ISO/IEC - 27001 - 2005 Certified)

• The next steps are to define the devices and diffusion paths, grow field oxide, deposit and pattern the polysilicon, carry out the diffusion, make contact cuts and finally metallise.

# <u>OR</u>

- Thick SiO2 layer is grown on p-type silicon wafer.
- After defining the area for N-well diffusion, using a mask, the SiO2 layer is etched off and n-well diffusion process is carried out.
- Oxide in the n transistor region is removed and thin oxide layer is grown all over the surface to insulate gate and substrate.
- The polysilicon is deposited and patterned on thin oxide regions using a mask to form gate of both the transistors. The thin oxide on source and drain regions of both the transistors is removed by proper masking steps.
- Using n+ mask and complementary n+ mask, source and drain of both nMOS and pMOS transistors are formed one after another using respective diffusion processes. These same masks also include the VDD and VSS contacts.
- The contacts are made using proper masking procedure and metal is deposited and patterned on the entire chip surface.
- An overall passivation layer is formed and the openings for accessing bonding pads are defined.



# b) Define the terms with syntax: i) Entity ii) Architecture. Ans: Entity: • Entity is the description of inputs and outputs of the design. An entity is the most basic building block in the design. A design can have more than one entity block. • The entity statement declares the design name. Then it defines input output parameters and ports of the design entity. 4M • IM • Explanation • The entity statement declares the design name. Then it defines input output parameters and ports of the design entity.

# Syntax:-

entity entity\_name is
 generic (generic\_list);



	port (port_list);] end entity entity_name;  Architecture:- • All entities that are declared have an architecture associated with it. Architecture describes the behavior of the entity. An entity can have multiple architectures. • Architecture assigned to an entity describes internal relationship between input and output of the entity. First part of the architecture may contain declaration of types, signals, constants, subprograms etc.  Syntax:- architecture architecture_name of entity_name is architecture_declarations begin concurrent_statements end [ architecture ] [ architecture_name ];	
<b>c</b> )	Write VHDLcode for D flip-flop.	4 M
Ans:	VHDL for D- flip flop library ieee; use ieee.std_logic_1164.all; entity flop is port(C, D: in std_logic; Q: out std_logic); end flop; architecture archi of flop is begin process (C,D) begin if (C'event and C= '1') then $Q <= D$ ; end if; end process; end archi;	1M -entity, 3M- architecture
d)	State and explain:	4 M
Ans:	i) Simulation cycle.  Event scheduling: Event is nothing but change on target signal which is to be updated.  Ex. X<= a after 0.5ns when select=0 else  X<= b after 0.5ns  The assignment to signal x does not happen instantly. Each of the values assigned to x contain an after clause.  The mechanism for delaying the new value is called scheduling an event. By assigning port x a new value, an event was scheduled 0.5ns in the future that contains the new value for signal x. when the event matures, signal receives a new value.  Simulation cycle:  Some designs are self-simulating and do not need any external stimulus, but in most of the	2M each



		specifi	cation in HDL that plays the role of a com	plete simulation environment for the	
			ed system.		
			bench is at the highest level in the hierarch	•	
		from D		out stimulus to DUT and examines the output	
				JT responds to the input signals and produces	
			Finally, it compares the output results from	1 0 1	
			s any discrepancies. A test bench has three	•	
		_	generate stimulus for stimulation (wavefor	* *	
			apply this stimulus to the entity under test		
		(3) To	compare output responses with expected	values.	
	e)	Differ	entiate between CPLD and FPGA.		4 M
	Ans:		T	1	Any 4 Points
		Sr. No.	CPLD	FPGA	1M each
		1	It is complex programmable logic	It is field programmable gate arrays.	
			device.	it is field programmable gate arrays.	
		2	Capacity is defined in terms of number	Capacity is defined in terms of	
			of macro-cells available.	number of gates available.	
		3	CPLD consumes more power than	FPGA consumes less power than	
		4	FPGA devices.	CPLD	
		4	Number of input and output pins on CPLD are high.	Number of input and output pins on FPGA are less than CPLD.	
		5	CPLD are ideal for complex blocks	FPGA is suitable for designs with	
			with large number of inputs.	large number of simple blocks with	
				few number of inputs.	
		6	CPLD based designs need less board	FPGA based designs require more	
			space and less board layout	board space and layout complexity is	
			complexity.	more.	
		7	It is easier to predict speed	It is difficult to predict the speed	
			performance of design.	performance of design.	
		8.	CPLDs contain fewer registers but has	FPGA are available in wide density	
			better performance.	range.	
Q.	A)	Solve	any three :		12-Total
4	11)	Bulve	any three.		Marks
	a)	Define	the term :		4M
		i) Fan			
			tastability		
			ynchronous sequential circuit.		
	Ans:	,	nchronous sequential circuit.	ogic gate output is the number of gate inputs	1M each
	AllS.			<b>-out</b> of an output measures its load-driving	
				f gates of the same type to which the output	
		_	safely connected.	5	

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

<u>Metastability</u>: Metastability in electronics is the ability of a digital electronic system to persist for an unbounded time in an unstable equilibrium or metastable state. In metastable states, the circuit may be unable to settle into a stable '0' or '1' logic level within the time required for proper circuit operation. As a result, the circuit can act in unpredictable ways, and may lead to a system failure, sometimes referred to as a "glitch".


<u>Asynchronous sequential circuit</u>: Output can be changed at any instant of time by changing the input. The status of memory element will change any time as soon as input is changed. These circuits are difficult to design and are faster.

<u>Synchronous sequential circuit:</u>Output changes at discrete interval of time. The status of memory is affected only at the active edge of clock, if input is changed. These circuits are easy to design and are slower.

# b) Design boolean equation using CMOS: $Z = \overline{AB} + (\overline{C} + \overline{D})$ .

4M 4M

Ans:



# c) Draw transmission gate. Explain it.

**4M** 

# Ans: Explaination-

2M


Transmission gate consists of one NMOS and one PMOS transistor in parallel. The gate voltages applied to these two transistors are also set to be complementary signals. The CMOS transmission gate operates as a bidirectional switch between the nodes A and B which is controlled by C.

- If C is at high logic then both transistors are ON and provides a low resistance current path between the nodes A and B.
- If C is low, then both the transistors are off and path between A and B is open circuit. This condition is called as high impedance state.



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

# Diagram-




2M

d) Draw neat diagram of architecture of SPARTAN- 3 FPGA family and explain it.

4M 2M

# Ans: Diagram-



## **Explaination-**

The Spartan-3 family architecture consists of five fundamental programmable functional elements:

2M

- <u>Configurable Logic Blocks (CLBs)</u>: Configurable Logic Blocks (CLBs) contain RAM-based Look-Up Tables (LUTs) to implement logic and storage elements that can be used as flip-flops or latches. CLBs can be programmed to perform a wide variety of logical functions as well as to store data.
- <u>Input/output Blocks (IOBs)</u>: Input/output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Double Data-Rate (DDR) registers are included. The Digitally Controlled Impedance (DCI) feature provides automatic on-chip terminations, simplifying board designs.


(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

• Block RAM provides data storage in the form of 18-Kbit dual-port blocks. • Multiplier blocks accept two 18-bit binary numbers as inputs and calculate the product. • Digital Clock Manager (DCM) blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase shifting clock signals. These elements are organized as shown in Figure. A ring of IOBs surrounds a regular array of CLBs. The Spartan-3 family features a rich network of traces and switches that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing. Solve any one: 6-Total B) Marks Explain twin tube process with suitable diagram. **6M** a) In this process the substrate can be of any type. Consider n type silicon substrate. Diagram -Ans: The twin tub fabrication process is: 2MDiagram p-well n-well **Epitaxy** N-Substrate **Description-Description -**1. The process is carried out on N type silicon substrate with lower doping or higher **4M** resistivity so that the lesser current flows through the substrate. On this, the n<sup>+</sup>Si substrate is grown further i.e. epitaxial layer of required thickness is grown. 2. SiO<sub>2</sub> layer is grown all over the surface and the areas of P well and N well are defined. P well is diffused by masking N well area and N well is diffused by masking P well area. 3. A thin layer of SiO<sub>2</sub> thin ox is deposited all over the surface. Using masking and etching process unrequired thin ox is removed. The thin ox is required only on gate areas of both the transistors. 4. The polysilicon is deposited all over the surface and using a mask it is removed from areas other than the gate area. 5. Then the P well is covered with a photoresist mask and p<sup>+</sup> diffusion is carried out to form the source and drain of pMOS transistor. 6. Now the N well is covered with a photoresist mask and n<sup>+</sup> diffusion is carried out to form the source and drain of nMOS transistor. 7. The thick layer of SiO<sub>2</sub> is grown all over the surface for isolation. This SiO<sub>2</sub> layer is etched off to expose all the terminals. 8. The metal is deposited and patterned all over the wafer surface so that it makes contact with source, drain and gate terminals. b) Draw architecture of CPLD. Explain in brief **6M** Ans:


(ISO/IEC - 27001 - 2005 Certified)

# **Architecture-**

**3M** 



# <u>OR</u>



# **CPLD-architecture**

# **Explaination-**

CPLD architecture consist of product terms generated in programmable macrocells, It presents typically one dedicated flip-flop per macrocell, and many macrocell per logic block. All logic block are identical. Logic blocks are routed through global switch matrix. Each Function Block, consist of 18 independent macrocells to implementing a

**3M** 



		combinatorial or registered function. macrocell may be individually configured for a	
		combinatorial or registered function.	
		The macrocell register can be configured as a D-type or T-type flip-flop, or it may be	
		bypassed for combinatorial operation The product term allocator controls the direct product terms are assigned to each macrocell The I/O Block (IOB) interfaces between the internal	
		logic and the device user I/O pins. Each IOB includes an input buffer, output driver, output	
		enable selection multiplexer, and user programmable ground control	
Q.5		Attempt any FOUR-	16-Total Marks
	a)	State the pro's and con's of VHDL.	4M
	Ans:	Pros:	2M
		• Strongly typed language:	
		Dealing with signed and unsigned numbers is natural, and there's less chance of making a precision mistake or assigning a 16-bit signal to a 4-bit signal.	
		<ul> <li>Ability to define custom types:</li> </ul>	
		A VHDL state machine can be coded naturally using the actual state names (e.g. wait,	
		acknowledge, transmit, receive, etc.), not binary state numbers (e.g. 00, 01, 10, 11).	
		• Record types:	
		Define multiple signals into one type.	
		<ul><li>Natural coding style for asynchronous resets.</li><li>Easily reverse bit order of a word.</li></ul>	
		<ul> <li>Lashly reverse bit order of a word.</li> <li>Logical statement (like case and if/then) endings are clearly marked.</li> </ul>	
		= ogroup stations (mile case and month officially months)	
		Cons:	
		• Extremely verbose coding:	2M
		VHDL modules must be defined by a prototype and declared before they're used,	
		causing you to change code in at least 3 places if you want to make a change to the interface.	
		The use of the keyword "downto" in every bit vector definition is tedious.	
		• Sensitivity lists: Missing a single signal in the sensitivity list can cause catastrophic	
		differences between simulation and synthesis.	
		Each process must have a sensitivity list that may sometimes be very long.	
		• Type conversions:	
		Signal types that are clearly related (e.g. std_logic and std_logic_vector) cannot be simply used together and must be converted to another type.	
		simply used together and must be converted to another type.	
		$\underline{\mathbf{OR}}$	
		Pro's	
		*Using the same language it is possible to simulate as well as design a complex logic.	
		*Design reuse is possible	
		*Design can be described at various levels of abstractions.	
		*It provides modular design and testing.	
		*The use of VHDL has tremendously reduced the "Time to Market" for large and small	
		design.	
		*VHDL designs are portable with synthesis and simulation tools, which adhere to the IEEE	



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

1076 standard.

\*Using VHDL makes the design device independent.

\*The design description can be targeted to PLD, ASIC, FPGA very easily.

# Con's

\*Designer has very little control at gate level.

\*The logic generated for the same description may vary from tool to tool. This may be due to algorithm used by the tools, which might be proprietary.

# b) Compare concurrent and sequential statement.

**4M** 

# Ans:

Concurrent Statement	Sequential Statement
Many of these statements can be active at the same time.	A set of VHDL statements that executes in sequence is called sequential statements.
Inside Architecture	Inside process
Simple signal assignment statement	Sequential signal assignment statement
Conditional signal assignment statement	Variable assignment statement
E.g. Process, Component Instance, concurrent signal assignment.	If, for, switch-case, signal assignment.


# 1M Each Point

# c) Explain estimation of channel resistance of CMOS.

4M

Ans: Consider a uniform slab of conducting material of resistivity  $\rho$ . Let W be the width, t the thickness and L the length of the slab.

4M



Hence the resistance between A and B terminal.

$$R_{AB} = \frac{\rho L}{A}$$
 ohms.

Where A = cross-sectional area.

Thus 
$$R_{AB} = \frac{\rho L}{t \cdot W}$$
 ohms.

Consider the case in which L = W, that is a square of resistive material then

$$R_{AB} = \frac{\rho}{t} = Rs$$

Where


Rs = ohm per square or sheet resistance



(ISO/IEC - 27001 - 2005 Certified)

Therefore,  $Rs = \frac{\rho}{t}$  ohm per square

Hence Rs is completely independent of the area of the square.




Resistances of the two shapes shown in the above figure are same because the length to width ratio of both the slabs is same, even though the sizes are different. The voltage – current characteristics of a MOS transistor are generally nonlinear, it is used to approximate its behavior in terms of a change resistance to estimate the performance.

- The channel resistance Rc
- $Rc = K(\frac{L}{W})$
- Where  $K = \frac{1}{\mu Cox (vgs-Vt)}$

 $\mu =$  surface mobility of majority carriers. (i.e. electrons in n-device and holes in p-device)

• Since mobility and threshold voltage are temperature dependent parameters, the channel resistance changes with temperature. But as given in equation of Rc, channel resistance mainly depends on length to width ratio of the channel.



- In the above diagram both poly and diffusion are of  $2\lambda$  widths. The overlapping region is called a 'channel', with length and width  $2\lambda$ , as shown in figure. The thinnox is only in the channel region.
- In the above example channel length  $L=2~\lambda$  and width  $W=2~\lambda$ .
- The channel is square in shape and channel resistance.

$$R = Rs \left(\frac{L}{W}\right)$$



	Therefore $P = P_{\alpha}(2\lambda)$							
	Therefore, $R = Rs \left(\frac{2\lambda}{2\lambda}\right)$							
<u>d)</u>	Therefore, R = Rs ohms  Write various factor of sel		٦ ٨					4M
Ans:	Factors for selection of FP		<b>уА.</b>					Any 4
71115.	1. Technical Feasibility: Ve							factors-4M
	2. Cost							
	3. External Devices interface	ce for downlo	oad					
	4. No of I/O Pins							
	5. Frequency of operation	C mayer addam		liana muaa	ant			
	6. Number of flip flop, LUT	i, iliux, addei	r, murup	ners pres	ent			
e)	Design a sequence detector	r to detect 01	1 using	JK flip-f	lop usi	ng Melay	machine.	4M
Ans:	State diagram-							State
				1				diagram-1
				00				State Table
			/		,			1M
	10-7		(	)	0	0		
	1. (	70	0/0 1	XX	1/0	2		Circuit
	100	X	1 >	bF	70	(C)		Diagram-2
		K	,			$\sim$		
				1/1	/			
				11				
	State table-							
			Next		Next			
		Previous	State	Output	State	Output		
		State		_				
			X	=0	X	=1		
		a	b	0	a	0		
		b	b	0	c	0		
		С	b	0	a	1		
		d	X	X	X	X		
	Using straight binary assign	ment LET a=	00 b=0.	1 c=10 an	d d=11			
	EXCITATION TABLE of	IK Flin Flor	n					
	EXCITATION TABLE OF	JIX THP TIU		CITATI	ON I	NPUTS		
			Q	Q*	J	K		
			0	0	0	X		
			10	U	U	1		

0

1 0 X

1

1

X




(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

1	1	X	0	

# **STATE TABLE**


Input		evious State	Next S	Next State Output		EXCITATION			
X	Q1	Q0	Q1*	Q0*	Z	J1	K1	J0	K0
0	0	0	1	0	0	1	X	0	X
0	0	1	1	0	0	1	X	X	1
0	1	0	1	0	0	X	0	0	X
0	1	1	X	X	X	X	X	X	X
1	0	0	0	0	0	0	X	0	X
1	0	1	1	0	0	1	X	X	1
1	1	0	0	0	1	X	1	0	X
1	1	1	X	X	X	X	X	X	X

# **K-MAPS and CIRCUIT DIAGRAM**







(Autonomous) (ISO/IEC - 27001 - 2005 Certified)





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)





# f) State and explain Delta delay.

Ans:

The real time that the simulator takes to execute one simulation cycle is known as delta delay for simulation delta with zero simulation time .A delta delay is very small and does not correspond to any real delay and actual simulation time does not advance. Delta delay is introduced to achieve concurrency and order independency . The simulator freezes simulation time until all scheduled assignments in current simulation time is finished and there are no more events in the sensitivity list.

 B<= NOT A;</td>
 B<= NOT A;</td>

 C<= B NAND CLK;</td>
 D<= C AND B;</td>

 D<= C AND B;</td>
 C<= B NAND CLK;</td>

 If A changes '1' to '0'
 B<=1</td>

 Evaluate AND (C=1)
 Evaluate NAND

 D<=1</td>
 C<=0</td>

 Evaluate NAND
 Evaluate AND

Definition-2M, Any suitable

example-2M

**4M** 



		C<=0	D<=0				
		Evaluate AND					
		D<=0					
		Both the syntax gives the same values and a	chieved concurrency with independent order				
		of syntax.					
Q.6		Solve any four:		16-Total Marks			
[	a)	Write VHDL program to implement 4: 1 mux	x using case statement.	4M			
	Ans:	library IEEE;		Entity-1M Architecture-			
		use IEEE.STD_LOGIC_1164.ALL;					
		entity multiplexer4_1 is					
		port (					
		i0 : in std_logic;					
		i1 : <b>in</b> std_logic;					
		i2 : in std_logic;					
		i3: in std_logic;					
		sel: in std_logic_vector(1 downto0);					
		y: out std_logic);					
		end multiplexer4_1;					
		architecture Behavioral of multiplexer4_1 is					
		begin					
		e					
		·					
		chu process,					
		end Behavioral;					
<u>-</u>	<b>b</b> )	Write VHDL code for full adder. Draw the no	eat diagram.				
	Ans:			•			
				Architecture-			
		,					
				Diagram-1M			
		use IEEE.STD_LOGIC_UNSIGNED.ALL;					
		entity Full Adder is					
		_ ,					
		— · · · · · · · · · · · · · · · · · · ·					
		—					
		•					
<u>-</u>	b) Ans:	process(i0,i1,i2,i3,sel) begin case selis when "00" => $y <= i0$ ; when "01" => $y <= i1$ ; when "10" => $y <= i2$ ; when others => $y <= i3$ ; end case; end process;	eat diagram.	2M			

# MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

architecture Behavioral of Full\_Adder is


begin

 $S \le A XOR B XOR CIN;$ 

 $C \leq (A \text{ AND } B) \text{ OR } ((A \text{ XOR } B) \text{ AND } CIN);$ 

end Behavioral;

# Diagram-



c) Differentiate software and hardware description language.

Ans:

Sr. No.	Software Language	Hardware Descripting Language
1	It is High Level Language	It is used for implementing hardware circuit.
2	It handles sequential instruction.	VHDL allows both sequential and concurrent executions.
3	It can be written with oure logical or arithmetic thinking.	VHDL programmer needs knowledge of Hardware circuit.
4	These programs ran on computer with powerful processor with high speed so easy to implement image processing algorithm.	Difficult to implement image processing algorithm in VHDL
5	In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way.	The events (change in value) in hardware are concurrent, and they must be represented in that way.
6	A software language cannot be used to describe hardware and so a hardware language is required.	A hardware language is used to describe the hardware.
7	In software language, the statements are evaluated sequentially.	In VHDL, concurrent statements are defined to take care of concurrency hardware.

1M each

Any 4 point-

**4M** 

	8	We get different resu	ults when the	The HDI is als	ways concurrent.	
		order is changed.	unts when the	THE TIDE IS AIN	ways concurrent.	
<u>d)</u>	Explain (		r processing w	ith neat diagra	m.	4M
d) Ans:	-	CZ method for water ski (CZ) Process:  Ar  Ar  Ar+Si0+C	Si	seed holder  seed crystal neck shoulder (cone)  Il mechanismi50 silicon  thermal st heater crucible susceptor crucible silicon mel	)mm/hr	4M 2M
	heated by above the polysilico A polycry type) are a After the withdrawn polycrysta melt freez the melt i	s of Quartz crucible, radio frequency in melting point of melt is typically he estalline Si is melted is added to the melt to proceed (single crystal novertically from the falline silicon melts the est, it assumes the silicon silicon melts the estalline	duction heating silicon (appropriate appropriate appropriate approvide the crucible approvide the crystalicon piece) the melt while the tip of the seem appropriate appropriate appropriate appropriate appropriate approximate approximat	g and temperate (x. 1425°C), the controlled and tall with required is dipped into a simultaneously d and it is with demonstrated the seed.	aphite radiator. The graphite is ure maintained a few degrees to atmosphere just above the mount of impurities (p type or not electrical properties. The melt, the seed is gradually y being rotated. The molten rawn, refreezing occurs. As the This process is continued until con) is determined by the seed	
	The production diamond	_		_	vafers using cutting tools like vafer is polished to flat scratch	
<b>e</b> )	The production diamond of the mirro	blades. Following sli	icing at least of	ne face of the v	vafer is polished to flat scratch	4M
e) Ans:	The production of the diamond of the mirro Compare	blades. Following sli or finish surface. e between asynchron	icing at least of	ronous sequent	vafer is polished to flat scratch	



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

	simultaneously.	
Clock required	It does not use a clock	It uses a clock pulse
o/p affected by	The state of circuit can	A change of state occurs
	change immediately when	only in response to a
	an input change occurs	synchronizing clock pulse.
Memory element	Either latches(unclocked FF)	Clocked FF
	or logic gates	
	These circuits are difficult to	These circuits are easy to
	design	design.
Speed	They are faster	They are slower

# f) Explain zero modelling and sensitivity list.

# Ans: Zero Modeling:

4M

2M each

All digital circuit elements have a delay (propagation delay) which is very small in terms of nano sec. This nano sec delta delay will have little impact while writing the VHDL code. But for circuit realization this delay must be incorporated. The physical circuit always has finite delay.

In VHDL zero delay circuits and designs that depend on zero delay components can never be build. Simulation deltas are used to order some types of events during simulation. Specifically zero delay events must be ordered to produce consistent results. If they are not properly ordered results can vary between different simulation runs

### **Sensitivity List:**

This list defines the signals that cause the statements inside the process statement to execute whenever one or more elements of the list change value.

Sensitivity list is the list of the signals that will cause the process to execute.

Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended.

Ex. Process (CLK, RST)

The process is sensitive to RST and CLK signal i.e. an event on any of these signals will cause the process to resume.