

MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Code:

1	7650	
	1033	

Subject Title: Very Large Scale Integration

- Important Instructions to examiners:
 - 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
 - 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
 - 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
 - 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
 - 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
 - 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
 - 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1	~~~~	Attempt any THREE :	12M
<u>x.</u>	i)	Define :	4M
	ŕ	1)Asynchronous sequential circuit	
		2)Noise margin	
		3)Fan out	
		4)Skew.	
	Ans:	Asynchronous Sequential Circuit:	1M
		Asynchronous is wherein all the flip-flops within the counter do not change state	
		simultaneously. This is because all the flip-flops are not clocked simultaneously.	13.5
		Noise Margins:	1 M
		It is a measure of noise immunity of a gate or circuit (noise immunity is the ability	
		of a gate or circuit to tolerate any noise present in a signal without performing a	
		wrong operation).	
		Fan-Out:	1M
		It is the maximum number of load gates that can be connected at output without loading with same IC family and by maintaining its output within the specified	
		limit,	
		Skew (Clock Skew):	
		skew is defined as "the magnitude of the time difference between two events that ideally	
		would occur simultaneously.	1 M
	ii)	Write any two pro's and any two con's of VHDL.	4 M
	Ans:	Pros :	(1M-
		• Strongly typed language:	Any two
		• Dealing with signed and unsigned numbers is natural, and there's less chance of	pros and
		making a precision mistake or assigning a 16-bit signal to a 4-bit signal.	cons)
		Ability to define custom types:	<u> </u>



	 A VHDL state machine can be coded naturally using the actual state names (e.g. wait, acknowledge, transmit, receive, etc.), not binary state numbers (e.g. 00, 01, 10, 11). Record types: Define multiple signals into one type. Natural coding style for asynchronous resets. Easily reverse bit order of a word. Logical statement (like case and if/then) endings are clearly marked. Cons : Extremely verbose coding: VHDL modules must be defined by a prototype and declared before they're used, causing you to change code in at least 3 places if you want to make a change to the interface. The use of the keyword "downto" in every bit vector definition is tedious. Sensitivity lists: Missing a single signal in the sensitivity list can cause catastrophic differences between simulation and synthesis. Each process must have a sensitivity list that may sometimes be very long. Type conversions: Signal types that are clearly related (e.g. std_logic and std_logic_vector) cannot be simply used together and must be converted to another type. 	
iii)	What do you mean by event based and cycle based simulator ?	4M
	 Cycle-based simulators work best with synchronous design but give less timing accuracy with asynchronous design. Signals are treated as variables. Functions such as AND, OR etc. are directly converted to program statements. Signal level functions such as memory blocks, adders, multipliers etc. are modeled as 	2M 2M
(For every input vector, the code is repeatedly executed until all variables have attained steady value. Compiled code simulator is efficient when used for high-level design verification. Inefficiency is incurred by the evaluation of the design when only few inputs are changing. 	



y) List any four Features of Spartan 3 series FPGA.	4M
Ans: <u>Features</u> :	(1M-
• Low-cost, high-performance logic solution for high-volume, consumer-oriented	Any Four
applications	Features)
• Densities up to 74,880 logic cells	
SelectIO interface signaling • Up to 633 I/O pins	
• 622+ Mb/s data transfer rate per I/O	
• 18 single-ended signal standards	
• 8 differential I/O standards including LVDS, RSDS	
Termination by Digitally Controlled Impedance	
• Signal swing ranging from 1.14V to 3.465V	
• Double Data Rate (DDR) support	
• DDR, DDR2 SDRAM support up to 333 Mb/s	
 Logic resources • Abundant logic cells with shift register capability Wide, fast multiplexers 	
Fast look-ahead carry logic	
Dedicated 18 x 18 multipliers	
• JTAG logic compatible with IEEE 1149.1/1532	
Select RAM hierarchical memory	
• Up to 1,872 Kbits of total block RAM	
• Up to 520 Kbits of total distributed RAM	
Digital Clock Manager (up to four DCMs)	
Clock skew elimination	
Frequency synthesis	
High resolution phase shifting	
Eight global clock lines and abundant routing	
B) Attempt any ONE :	6M
Describe the twin tub process for CMOS fabrication.	6M
Ans: Twin Tub Process:	
Diagram :	3M
, Vin	
Vdd <	
$ \begin{array}{ $	
N Tub P tub	
P-substrate	
r-substrate	
r-substrate	
r-substrate	
N Substrate	



	Explanation :	
	 The process is carried out on N type silicon substrate with lower doping or higher resistivity, so that the lesser current flows through the substrate. On this, the N+ Si substrate is grown further i.e epitaxial layer of required thickness is grown. SiO2 layer is grown all over the surface, and the areas of P well and N well are defined. P well is diffused by masking N well area and N well is diffused by masking P well area. A thin layer of SiO2 thinox is deposited all over the surface. Using masking and etching process unrequired thinox is removed. The thinox is required only on gate areas of both the transistors. The polysilicon is deposited all over the surface and using a mask it is removed from areas other the gate area. Then the P well is covered with a photoresist mask and P+ diffusion is carried out to form the source and drain of PMOS transistor. Now the N well is covered with a photoresist mask and N+ diffusion is carried out to form the source and drain of NMOS transistor. The thick layer of SiO2 is grown all over the surface for isolation. This SiO2 layer is etched off to expose all the terminals. 	3M
	with source, drain and gate terminals.	
ii) Ans:	Write the VHDL program to implement 4 bit adder.	6M
	<pre>library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity adder is Port (a : in std_logic_vector(3 downto 0); b : in std_logic_vector(3 downto 0); c : out std_logic; cin : in std_logic; cin : in std_logic); end adder; architecture behavior of adder is begin process(a,b,cin) variable u:std_logic; begin u:=cin; for i in 0 to 3 loop s(i)<=a(i) xor b(i) xor u; u:=(a(i) and b(i))or(b(i) and u) or(u and a(i));</pre>	(1M - Package Declaration) (1M – Entity) (4M- Architectur e)
	<pre>end loop; c<=u; end process; end behavior;</pre>	




2		Attempt any FOUR :	16-Total Marks
	a) Ans:	Design a sequence detector '10' using D-FF. If the sequence is valid, it gives the output $z = '1'$ else 'z' =0.	4M(1M- Excitation Table)(1M-k map)(1M- Implementa tion)(1M- Diagram)
	b) Ans:	Realize the equation y = (u + v) (w + x) using CMOS logic.	4M



		4 M
	y = (u+v) (w+2) using cross Loge	
	$\frac{(u+v)}{(u+v)} + (u+v)$	
	$=(\overline{u},\overline{\vartheta}) + (\overline{\omega},\overline{z})$	
	100	
	^u −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−	
	v _olk ~	
	y= (u+v) (w+v)	
	I Land	
	$w = \int z$	
	Z	
	GND	
c)	What do you mean by enumerated data types ? Give the suitable example.	4M
Ans:	Enumerated:	2M
	Defines the set of user defined values consisting of identifiers and character literals	
	Example : type opcode is (load,store,add); opcode is enumerated type and supports load,store,add	2M
	type mul is ('U', '0', '1', 'Z'); set of ordered values U', '0', '1', 'Z'	
d)	What do you mean by test bench ? State its applications.	4M
Ans:	Definition :	2M
111.5.	A test bench is HDL code that allows you to provide a documented, repeatable set of	
	stimuli that is portable across different simulators. A test bench can be as simple as a file	
	with clock and input data or a more complicated file that includes error checking, file	
	input and output, and conditional testing. It encapsulates the stimulus driver, known good	
	results, and DUT and contains internal signals to make the proper connections. The stimulus driver drives the input into DUT which responds and produces results. Finally a	
	compare function within the test bench compares the result from the DUT against those known good results and reports any errors.	
	compare function within the test bench compares the result from the DUT against those known good results and reports any errors. <u>Applications :</u>	
	 compare function within the test bench compares the result from the DUT against those known good results and reports any errors. <u>Applications :</u> A test bench or testing workbench is an (often virtual) environment used 	2M
	 compare function within the test bench compares the result from the DUT against those known good results and reports any errors. <u>Applications</u>: A test bench or testing workbench is an (often virtual) environment used to verify the correctness or soundness of a design or model, for example, that of a 	2M
	 compare function within the test bench compares the result from the DUT against those known good results and reports any errors. <u>Applications :</u> A test bench or testing workbench is an (often virtual) environment used to verify the correctness or soundness of a design or model, for example, that of a software product. 	2M
	 compare function within the test bench compares the result from the DUT against those known good results and reports any errors. <u>Applications</u>: A test bench or testing workbench is an (often virtual) environment used to verify the correctness or soundness of a design or model, for example, that of a 	2M







		 and selected signal assignment statements are converted to their boolean equivalent in this intermediate form. The optimization process takes an un optimized Boolean description and converts it to an optimized Boolean description. For this it uses number of algorithm and rules. This process aims to improve structure of Boolean equations by applying rules of boolean algebra. This removes the redundant logic and reduces the area requirement. <u>OR</u> <u>Simple steps</u>: 1. Describe your design with HDL 2. Perform RTL simulation 3. Synthesizing your design 4. Create Xilinx Netlist Files (XNF/EDIF etc) 5. Perform Functional Simulation 6. Floor planning of design (optional) 7. Placing and routing 9. Durforms a timing aimselfting (seet hereart) 			
	f)		form a timing simulation (post lay are FPGA and CPLD (any four)		4M
•	Ans:	r	·····		
			 FPGA It is field programmable gate arrays. Capacity is defined in terms of numb gates available. FPGA consumes less power than CP Numbers of input and output pin FPGA are less than CPLD. FPGA is suitable for designs with number of simple blocks with numbers of inputs. FPGA based designs require more to space and layout complexity is more. It is difficult to predict the sperformance of design. FPGA are available in wide de range. 	macro-cells available. LD CPLD consumes more power than FPGA devices. is on Numbers of input and output pins on CPLD are high. large CPLD are ideal for complex blocks with large number of inputs. poard CPLD based designs need less board space and less board layout complexity. speed It is easier to predict speed performance of design.	(1M- Any Four Points)
Q. 3			ot any FOUR:		16M
	a)	What	s metastability ? Give the exam	ple.	4M
	Ans:	In digi resultir	g output goes to an indeterminate	ous signals combine in such a way that their e state or unpredictable state. This state is known able state the output settles either 0 or 1. This	2M



	Example: A simple when both (R=0 and S simultaneo flip-flop w other false transitions	Set and Reset inputs are true (R= S=0) at about the same time. Both ous Set and Reset inputs. After b ill (eventually) end up in one of t . The final state will depend on w	can be found in an SR NOR latch, =1 and S=1) and then both transition to false a outputs Q and Q are initially held at 0 by the oth Set and Reset inputs change to false, the two stable states, one of Q and Q true and the hich of R or S returns to zero first, but if both resulting metastability, with intermediate or long to resolve to a stable state.	2M
b)	Compare	BJT and CMOS (any four).		4 M
Ans:	Sr.No.	CMOS Technology	Bipolar Technology	(1 M -
	1.	Low static power dissipation	High power dissipation	Any four
	2.	High input impedance	Low input impedance	point)
	3.	High packing density	Low packing density	
	4.	High delay sensitive to load	Low delay sensitive to load	
	<u>5.</u> 6.	Low output drive current Bidirectional capability	High output drive current Essentially unidirectional	
	0. 7.	It is an ideal switching device.	It is not an ideal switching device.	
	8.	Voltage driven	Current driven	
	9.	High power application	Low power application	
	10.	Unipolar device	Bipolar Device	
	11.	High current gain	Low current gain	
	12.	It has less fan out	It has more fan out.	
c)	Define 1.1	Entity 2.Architecture in VHDL.		4 M
Ans:	basic build The entity ports, the c One entity	ing block in the design. A design describes the interface to the ou lirection of the ports, and the type can be associated with much arch	-	2M
	describes t inputs and Architectur	that are declared have an archite the behavior, functionality, inter- outputs. Architecture contains on re is always related to an entity ar of the architecture may contain de-	cture associated with it. Architecture connections or relationship between ly concurrent statement. ad describes the behavior of that entity. claration of types, signals, constants,	2M
d)	What the	different measure should be tak	ten to write the efficient code?	4 M
Ans:	The style of can make	• •	nportant. Effective VHDL coding techniques igns that meet tough synthesis targets and	4M



		• It must viald avaaatad ragulta	1				
	 It must yield expected results. It must follow VHDL language rules. 						
	 It must follow VHDL language rules. It should have common look to enhance familiarity between different models. 						
		• It should have common look to enhance familiarity between different models.					
		• Out dated VHDL should be avoided.					
		• The common functions should be lumped in common packages, partitions or					
		architectures.					
		• Behavioral and structural coding should be kept separate to reduce the debugging					
		time					
		• Use one line for each signal in declarations instantiations and mappings which					
		maintains clarity, more readable and understandable code.					
		To avoid accidental mixing of signal use named Association					
		• Use active voice signals throughout the VHDL which makes the code easier to					
		debug, test and reduce complication					
		• For combinatorial processes, never assign to a signal and read from the same signal in the same process. This will eliminate infinite loops when performing behavioral					
		simulation.					
		 For sequential processes, never assign to a signal outside of control of the rising edge 					
		clock statement.					
		• Within a combinational process, all signals that are read must be in the sensitivity list.					
		• Within a sequential process only asynchronous set/ reset and clock should be in the					
		sensitivity list.					
		• Always make an assignment to a variable before it is read. Otherwise, variables will					
		infer either latches are registers to maintain their previous value.					
		Use subprograms wherever possible.					
-	e)	Draw the ASIC design flow and explain it.	4M				
	Ans:	ASIC DESIGN FLOW:	23.4				
		Diagram :	2M				
		Idea					
		Sections					
		Specifications					
		+					
		RTL					
		Cate Level Netlist					
		Gate Level Netlist					
		Physical					
		Implementation					
		GDSII					
		*					
		СНІР					



Explaination : Specifications:

In this step all the functionality and features are defined, such as power consumption, voltage reference, timing restrictions and performing criterion. Chip planning is also performed in this step.

The next step is to decide the architecture for the design from the specification.

RTL Coding:

This is beginning of the ASIC design flow. The micro architecture is transformed into RTL code, RTL is expressed usually in Verilog or VHDL, by using a HDL one can describe any hardware (digital) at any level.

Simulation:

Functional/Logical Verification is performed at this stage to ensure the RTL designed matches the idea.

Synthesis:

Once Functional Verification is completed, the RTL is converted into an optimized Gate Level Netlist. This step is called Logic/RTL synthesis. This is done by Synthesis Tools such as Design Compiler (Synopsys), Blast Create (Magma), RTL Compiler (Cadence) etc... A synthesis tool takes an RTL hardware description and a standard cell library as input and produces a gate-level netlist as output. The resulting gate-level netlist is a completely structural description with only standard cells at the leaves of the design.

At this stage, it is also verified whether the Gate Level Conversion has been correctly performed by doing simulation.

Physical Implementation:

The next step in the ASIC flow is the Physical Implementation of the Gate Level Netlist. The Gate level Netlist is converted into geometric representation. The geometric representation is nothing but the layout of the design. The layout is designed according to guidelines based on the limitations of the fabrication process.

The Physical Implementation step consists of three sub steps; Floor planning, Placement, Routing


The file produced at the output of the Physical Implementation is the **GDSII** file. It is the file used by the foundry to fabricate the ASIC. Physical Verification is performed to verify whether the layout is designed according the rules.

For any design to work at a specific speed, timing analysis has to be performed. We need to check whether the design is meeting the speed requirement mentioned in the specification. This is done by Static Timing Analysis Tool; it validates the timing performance of a design by checking the design for all possible timing violations for example; set up, hold timing.

After Layout, Verification, Timing Analysis, the layout is ready for Fabrication. The layout data is converted into photo lithographic masks. After fabrication, the wafer is diced into individual chips.

 Image: Constraint of the second se








	E		23.4			
	Example :		2M			
	$\begin{vmatrix} B &= NOT A; \\ C &= B NAND CLK; \end{vmatrix} \qquad B &= NOT A = NOT A;$					
	,	NAND CLK;				
	$\begin{bmatrix} D < -C \text{ AND } B, \\ C < -B \end{bmatrix}$	NAND CLK,				
	If A changes '1' to '0'					
	B <=1 B <=1					
	Evaluate AND (C=1)Evaluate NAND					
	D<=1 C<=0					
	Evaluate NANDEvaluate	e AND				
	C<=0 D<=0					
	Evaluate AND					
	D<=0					
iv)	Both the syntax gives the same values and achieved c of syntax. Describe the following statement with syntax :		<u>4M</u>			
	i) wait					
	ii) assert.					
Ans:	1. <u>wait:</u> statement suspends the execution of a process	s or procedure until some	1M			
Alls.	conditions are met.	s of procedure until some	IIVI			
	Syntax :		1M			
	wait on [sensitivity list]; eg. wait on clk;					
	wait until [condition]; wait until clk='1'' wait for [time out expression]; wait for 20 ns;					
	2. <u>assert</u> : Assert is a non-synthesizable statement we messages on the screen when problems are found dur		1 M			
	Syntax:		11.6			
	ASSERT condition		1M			
	[REPORT "message"] [SEVERITY severity_level];					
	The message is written when the condition is FALS	יזרי				
	Severity_level can be: Note, Warning, Error (defaul					
B)	Attempt any ONE ;		6M			
i)	Describe the resistance estimation of conducting m		6M			
	length. ' ρ ' resistivity ,'w' width and 't' thickness.	attraction of uniform sheet with L	UIVE			
Ans:	Diagram :		2M			
1 111.50	^B		_ 17 1			
		T				
	II N					
		\mathbf{X}				
		$\backslash \backslash$				
	Resistivity p					
		T A				







		Program :			
		library IEEE;			
		use IEEE.STD_LOGIC_1164.all;			
		entity encoder8_3 is	4 M		
		port(
		din : in STD_LOGIC_VECTOR(7 downto 0);			
		dout : out STD_LOGIC_VECTOR(2 downto 0)			
		;			
		end encoder8_3;			
		architecture encoder8_3_arc of encoder8_3 is			
		begin			
		dout <= "000" when (din="10000000") else			
		"001" when (din="01000000") else			
		"010" when (din="00100000") else			
		"011" when (din="00010000") else			
		"100" when (din="00001000") else			
		"101" when (din="00000100") else			
		"110" when (din="00000010") else			
		"111";			
		end encoder8_3_arc;			
Q.5		Attempt any FOUR :	16M		
	a)	Draw the state diagram and state table for 3 bit binary counter.	4M		
	Ans:	<u>Diagram :</u>	2M		



	Present State	Next State	2M	
	Q2 Q1 Q0	Q2 Q1 Q0		
	0 0 0	0 0 1		
	0 0 1	0 1 0		
	0 1 0	0 1 1		
	0 1 1	1 0 0		
	1 0 0	1 0 1		
	1 0 1	1 1 0		
	1 1 0	1 1 1		
	1 1 1	0 0 0		
]	
b)	Explain with the syntax : 1.Signal 2.Va	riable	4M	
Ans:	1. <u>Signal:</u>Signal objects are used to connect entities	together to form models.	1M	
	• A signal declaration looks like;			
	SIGNAL signal_name : signal_type [:= initial value];			
	bioi (i i i signal_type [.= initial value],			
		27		
	2. Variables:		1 M	
	 2. <u>Variables:</u> Variables are used for local storage in prod 		1M	
	 Variables are used for local storage in processor A variable declaration looks like this 		1M	
	• Variables are used for local storage in proc	cess statements and subprograms.	1M 1M	
	 Variables are used for local storage in processor A variable declaration looks like this <u>Syntax :</u> VARIABLE variable_name {,variable_name Describe the transmission gate with neat 	cess statements and subprograms. e} : variable_type [:=value];	1M 4M	
c) Ans:	 Variables are used for local storage in processor A variable declaration looks like this <u>Syntax :</u> VARIABLE variable_name {,variable_name 	cess statements and subprograms. e} : variable_type [:=value];	1M	
	 Variables are used for local storage in processor A variable declaration looks like this <u>Syntax :</u> VARIABLE variable_name {,variable_name Describe the transmission gate with neat 	cess statements and subprograms. e} : variable_type [:=value];	1M 4M	
	 Variables are used for local storage in processor A variable declaration looks like this <u>Syntax :</u> VARIABLE variable_name {,variable_name Describe the transmission gate with neat 	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	
	 Variables are used for local storage in processor of the storage in procesor of the storage in processor	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	
	 Variables are used for local storage in processor A variable declaration looks like this <u>Syntax :</u> VARIABLE variable_name {,variable_name Describe the transmission gate with neat 	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	
,	 Variables are used for local storage in processor of the storage in procesor of the storage in proces	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	
	 Variables are used for local storage in processor of the storage in procesor of the storage in proces	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	
	 Variables are used for local storage in processor of the storage in procesor of the storage in proces	cess statements and subprograms. e} : variable_type [:=value]; sketch.	1M 4M	



	to t	hese t	wo transistors are also set to be comp	lementary signals. The CMOS		
	Transmission gate operates as a bidirectional switch between the nodes A & B which is					
	controlled by C.					
	If the control signal C is logic high, VDD, then both the transistors are turned ON and					
	provides a low resistance current path between the nodes A & B. If C is low, then both					
	the transistors are off & path between A & B is open circuit. This condition is called high					
	impedance state.					
d)			e VHDL program for 4 : 1 Mux.		4 M	
Ans:		orary I			(Any othe	
	Use IEEE. Std_logic_1164.all;				4:1	
	Entity MUX4_1 is				program	
	Port(I : in std_logic_vector (3 downto 0);				with different	
	S: in std_logic _vector (1 downto 0);					
	Y: out std_logic);					
	end MUX4_1;					
		architecture MUX of MUX4_1 is				
	begin					
	with S Select $V_{c} = -I(0)$ when "00"					
	$Y \le I(0)$ when "00" I(1) when "01"					
	I(1) when "01" I(2) when "10"					
	I(2) when "10" I(3) when "11";					
	"0' when others; optional					
	end MUX;					
	end	I MUZ				
<u>e)</u>			X;	· -	4M	
e)			X;	ge and hardware descriptive language.	4M	
e)			X;	· -	4M	
e) Ans:		feren	X;	· -		
		feren Sr.	X;	· -	(1M	
		feren Sr. No.	X; tiate software programming langua Software language	ge and hardware descriptive language. Hardware Description Language	(1M Each	
		feren Sr.	X; tiate software programming langua Software language In a software language, all assignments	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware	(1M	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be	(1M Each	
		feren Sr. No.	K; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way.	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe	(1M Each	
		feren Sr. No.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe	(1M Each	
		Sr. No. 1. 2.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are	(1M Each	
		Sr. No. 1. 2.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware.	(1M Each	
		Sr. No. 1. 2. 3.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements are evaluated sequentially.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are defined to take care of concurrency hardware.	(1M Each	
		Sr. No. 1. 2. 3.	X; tiate software programming langua Software programming langua Software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements are evaluated sequentially. We get different results when the order	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are defined to take care of concurrency	(1M Each	
		Sr. No. 1. 2. 3. 4.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements are evaluated sequentially. We get different results when the order is changed.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are defined to take care of concurrency hardware. The HDL is always concurrent.	(1M Each	
		Sr. No. 1. 2. 3. 4.	X; tiate software programming langua Software programming langua Software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements are evaluated sequentially. We get different results when the order	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are defined to take care of concurrency hardware. The HDL is always concurrent.	(1M Each	
		Sr. No. 1. 2. 3. 4. ote:Ai 3.	X; tiate software programming langua Software language In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way. A software language cannot be used to describe hardware and so a hardware language is required. In software language, the statements are evaluated sequentially. We get different results when the order is changed.	ge and hardware descriptive language. Hardware Description Language The events (change in value) in hardware are concurrent, and they must be represented in that way. A hardware language is used to describe the hardware. In VHDL, concurrent statements are defined to take care of concurrency hardware. The HDL is always concurrent.	(1M Each	



