Subject Code: 17509  

**Model Answer**

**Important Instructions to examiners:**

1) The answers should be examined by key words and not as word-to-word as given in the answer scheme.

2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.

3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).

4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.

5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate’s answers and model answer.

6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate’s understanding.

7) For programming language papers, credit may be given to any other program based on equivalent concept.
Q.1 A) Attempt any THREE
a) Compare microprocessor and microcontroller (any four points)
Ans: (4M-each point)

<table>
<thead>
<tr>
<th>Sr. No</th>
<th>Parameter</th>
<th>Microprocessor</th>
<th>Microcontroller</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>No. of instructions used</td>
<td>Many instructions to read/ write data to/ from external memory.</td>
<td>Few instruction to read/ write data to/ from external memory.</td>
</tr>
<tr>
<td>2.</td>
<td>Memory</td>
<td>Do not have inbuilt RAM or ROM.</td>
<td>Inbuilt RAM or ROM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Program and data are stored in same memory.</td>
<td>Separate memory to store program and data</td>
</tr>
<tr>
<td>3.</td>
<td>Registers</td>
<td>Microprocessor contains general purpose registers, Stack pointer register, Program counter register</td>
<td>Microcontroller contains general purpose registers, Stack pointer register additional to that it contains Special Function Registers (SFRs) for Timer, interrupt and serial communication etc.</td>
</tr>
<tr>
<td>4.</td>
<td>Timer</td>
<td>Do not have inbuilt Timer.</td>
<td>Inbuilt Timer</td>
</tr>
<tr>
<td>5.</td>
<td>I/O ports</td>
<td>I/O ports are not available requires extra device like 8155 or 8255.</td>
<td>I/O ports are available</td>
</tr>
<tr>
<td>6.</td>
<td>Serial port</td>
<td>Do not have inbuilt serial port, requires extra devices like 8250 or 8251.</td>
<td>Inbuilt serial port</td>
</tr>
<tr>
<td>7.</td>
<td>Multifunction pins</td>
<td>Less Multifunction pins on IC.</td>
<td>Many multifunction pins on the IC</td>
</tr>
<tr>
<td>8.</td>
<td>Boolean Operation</td>
<td>Boolean operation is not possible directly.</td>
<td>Boolean Operation i.e. operation on individual bit is possible directly</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Automobile companies, embedded systems, remote control devices.</td>
</tr>
</tbody>
</table>
b) Draw and explain format of SCON register of microcontroller 8051.
Ans: (2M-format, 2M-explanation)

<table>
<thead>
<tr>
<th>SM0</th>
<th>SM1</th>
<th>SM2</th>
<th>REN</th>
<th>TB8</th>
<th>RB8</th>
<th>TI</th>
<th>RI</th>
</tr>
</thead>
<tbody>
<tr>
<td>N.7</td>
<td>Serial port mode specifier</td>
<td>SM0</td>
<td>SCON.6</td>
<td>Serial port mode specifier.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SM2</td>
<td>SCON.5</td>
<td>Used for multiprocessor communication (Make it 0.)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REN</td>
<td>SCON.4</td>
<td>Set/cleared by software to enable/disable reception.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TB8</td>
<td>SCON.3</td>
<td>Not widely used.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RB8</td>
<td>SCON.2</td>
<td>Not widely used</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TI</td>
<td>SCON.1</td>
<td>Transmit interrupt flag. Set by hardware at the beginning of the stop Bit in mode 1. Must be cleared by software.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RI</td>
<td>SCON.0</td>
<td>Receive interrupt flag. Set by hardware halfway through the stop bit time in mode 1. Must be cleared by software.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Make SM2, TB8 and RB8 = 0.

SM0 SM1
0 0 Serial Mode 0
0 1 Serial Mode 1, 8-bit data, 1 stop bit, 1 start bit
1 0 Serial Mode 2
1 1 Serial Mode 3

SM2: SM2 is the D5 bit of the SCON register. This bit enables the multiprocessor capability of the 8051. Make SM2=0 since we are not using the 8051 in a multiprocessor environment.

REN: The REN (receive enable) bit is D4 of the SCON register. The REN bit is also referred to as SCON.4 since SCON is a bit addressable register.
When the REN =1, it allows the 8051 to receive data on the RxD pin of the 8051. As a result if we want the 8051 to both transfer and receive data, REN must be set to 1.
By making REN=0, the receiver is disabled. Making REN=1 or REN=0 can be achieved by the instructions “SETB SCON.4” and “CLR SCON.4”, respectively.
This bit can be used to block any serial data reception and is an extremely important bit in the SCON register.

TB8: TB8 (transfer bit 8) is bit D3 of SCON. It is used for serial modes 2 and 3. We make TB8=0 since it is not used in our applications.

RB8: RB8 (receive bit 8) is bit D2 of the SCON register. In serial mode 1, this bit gets copy of the stop bit when an 8-bit data is received. This bit (as is the case for TB8) is rarely used anymore. In all our applications we will make RB8=0. Like TB8, the RB8 bit is also used in serial modes 2 and 3.

TI: TI (transmit interrupt) is bit D1 of the SCON register.
This is an extremely important flag bit in the SCON register.
When the 8051 finishes the transfer of the 8-bit character, it raises the TI flag to indicate that it is ready to transfer another byte. The TI bit is raised at the beginning of the stop bit.
RI: RI (receive interrupt) is the D0 bit of the SCON register. This is another extremely important flag in the SCON register. When the 8051 receives data serially via RxD, it gets rid of the start and stop bits and places the byte in the SBUF register. Then it raises the RI flag bit to indicate that a byte has been received and picked up before it is lost. RI is raised halfway through the stop bit.

c) Write 'C' language program to toggle all bits of Port 1 of 8051 continuously with some delay.
Ans: (4M-correct program)
#include <reg51.h>
Void MSDelay(unsigned int) ;
Void main(void)
{
   While(1) //repeat forever
   {
      P0=0x55;
      MSDelay(250) ;
      P0=0xAA;
      MSDelay(250);
   }
}
Void MSDelay(unsigned int itime)
{
   Unsigned int i, j;
   For(i=0;i<itime;i++)
   For(j=0;j<itime;j++) ;
}

d) State alternate pin functions of Port 3 of microcontroller 8051.
Ans: (1/2M – each pin function)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Alternate Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P3.0</td>
<td>RXD</td>
<td>Serial input line</td>
</tr>
<tr>
<td>P3.1</td>
<td>TXD</td>
<td>Serial output line</td>
</tr>
<tr>
<td>P3.2</td>
<td>INT0</td>
<td>External interrupt 0</td>
</tr>
<tr>
<td>P3.3</td>
<td>INT1</td>
<td>External interrupt 1</td>
</tr>
<tr>
<td>P3.4</td>
<td>T0</td>
<td>Timer 0 external input</td>
</tr>
<tr>
<td>P3.5</td>
<td>T1</td>
<td>Timer 1 external input</td>
</tr>
<tr>
<td>P3.6</td>
<td>WR</td>
<td>External data memory write strobe</td>
</tr>
<tr>
<td>P3.7</td>
<td>RD</td>
<td>External data memory read strobe</td>
</tr>
</tbody>
</table>

B) Attempt any ONE
a) Explain memory organization of 8051.

Ans: (3M-diagram, 3M-explanation)

<table>
<thead>
<tr>
<th>Internal memory organization</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>0000h</strong></td>
</tr>
<tr>
<td>8FRs</td>
</tr>
</tbody>
</table>

**Internal ROM**
The 8051 has 4K (4096 locations) of on-chip ROM. This is used for storing the system program. \(2^{12} = 4096\), therefore the internal ROM address bus is 12 bits wide and internal ROM locations go from **000H** to **FFFH**.

**Internal RAM**
There are 256 bytes of internal RAM on the 8051. \(28 = 256\), therefore the internal RAM address
bus is 8 bits wide and internal RAM locations go from 00H to FFH.

Register Banks
There are four register banks from 00H to 1FH. On power-up, registers R0 to R7 are located at 00H to 07H. However, this can be changed so that the register set points to any of the other three banks (if you change to Bank 2, for example, R0 to R7 is now located at 10H to 17H).

Bit-addressable Locations
The 8051 contains 210 bit-addressable locations of which 128 are at locations 20H to 2FH while the rest are in the SFRs. Each of the 128 bits from 20H to 2FH have a unique number (address) attached to them, as shown in the table above. The 8051 instruction set allows you to set or reset any single bit in this section of RAM. With the general purpose RAM from 30H to 7FH and the register banks from 00H to 1FH, you may only read or write a full byte (8 bits) at these locations. However, with bit-addressable RAM (20H to 2FH) you can read or write any single bit in this region by using the unique address for that bit. We will later see that this is a very powerful feature.

General Purpose RAM
These 80 bytes of Internal RAM memory are available for general-purpose data storage. The general purpose RAM can be accessed using direct or indirect addressing mode instructions.

Special Function Registers (SFRs)
Locations 80H to FFH contain the special function registers. As you can see from the diagram above, not all locations are used by the 8051 (eleven locations are blank). These extra locations are used by other family members (8052, etc.) for the extra features these microcontrollers possess. Not all SFRs are bit-addressable. Those that are have a unique address for each bit.

b) Explain following assembler directives with suitable examples
   i) DB   ii) ORG   iii) EQU   iv) END

Ans: (1.5M- each)
Ans: i) ORG:- ORG stands for Origin

Syntax:

The ORG directive is used to indicate the beginning of the address. The number that comes after ORG can be either in hex or in decimal. If the number is not followed by H, it is decimal and the assembler will convert it to hex. Some assemblers use ".ORG" (notice the dot) instead of "ORG" for the origin directive.

ii) DB:- (Data Byte)

Syntax:

Where byte is an 8-bit number represented in either binary, Hex, decimal or ASCII form. There should be at least one space between label & DB. The colon (:) must present after label. This directive can be used at the beginning of program. The label will be used in program instead of actual byte. There should be at least one space between DB & a byte. Following are some DB examples:

<table>
<thead>
<tr>
<th>Label</th>
<th>DB</th>
<th>Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>ORG 500H</td>
<td>DB 28</td>
<td>DECIMAL (1C in hex)</td>
</tr>
<tr>
<td>DATA1:</td>
<td>DB 0011010B</td>
<td>BINARY (35 in hex)</td>
</tr>
<tr>
<td>DATA2:</td>
<td>DB 39H</td>
<td>HEX</td>
</tr>
<tr>
<td>ORG 510H</td>
<td>DB &quot;2591&quot;</td>
<td>ASCII NUMBERS</td>
</tr>
<tr>
<td>DATA3:</td>
<td>ORG 513H</td>
<td>ASCII CHARACTERS</td>
</tr>
<tr>
<td>DATA4:</td>
<td>DB &quot;My name is Joe&quot;</td>
<td>ASCII CHARACTERS</td>
</tr>
</tbody>
</table>
iii) EQU: Equate
It is used to define constant without occupying a memory location.
Syntax:

| Name | EQU | Constant |

By means of this directive, a numeric value is replaced by a symbol.
For e.g. MAXIMUM EQU 99 After this directive every appearance of the label “MAXIMUM” in the program, the assembler will interpret as number 99 (MAXIMUM=99).

iv) END:
This directive must be at the end of every program.meaning that in the source code anything after the END directive is ignored by the assembler.
This indicates to the assembler the end of the source file(asm).
Once it encounters this directive, the assembler will stop interpreting program into machine code.
e.g. END ; End of the program.

Q.2 Attempt any TWO
a) Write an assembly language program to generate square wave of frequency 2KHz on port pin P3.0, using timer 1 of 8051. Assume oscillator frequency as 11.0592MHz.
Ans: (4m-correct program)

Crystal frequency= 11.0592 MHz
I/P clock = (11.059 X 10^6)/12= 1000000 = 921.58KHz
T_{in} = 1.085μ sec
For 2kHz square wave
F_{out} = 2 KHz
T_{out} = 1/ 2x 10^3
T_{out} = 500μ sec
Consider half of it = T_{out} = 250μ sec
N = T_{out} / T_{in} = 250/1.085 = 230.41
65536-231= (65305)_{10} = (FF1A)_{16}

Program:

MOV TMOD, # 10H ; Set timer 1 in Mode 1, i.e., 16 bit timer
L2: MOV TL1, # 1AH ; Load TL register with LSB of count
            MOV TH1, # FFH ; load TH register with MSB of count
            SETB TR1 ; start timer 1
L1: JNB TFO, L1 ; poll till timer roll over
        CLR TR1 ; stop timer 1
        CPL P3.0 ; complement port 1.5 line to get high or low
        CLR TF1 ; clear timer flag 1
        SJMP L2 ; re-load timer with count as mode 1 is not auto reload

b) Interface 8 bit DAC 0808 to 8051 and write ‘C’ language program to generate staircase waveform.
Ans: (4m-diagram, 4M-correct program)
#include<reg51.h>

Void Delat2(unsigned int t);

Void main(void)
{
    While(1)
    {
        P2=0x00;
        Delay2(10);
        P2=0x33;
        Delay2(10);
        P2=0x66;
        Delay2(10);
        P2=0x99;
        Delay2(10);
        P2=0xCC;
        Delay2(10);
        P2=0xFF;
        Delay2(10);
    }

    Void Delay2 (unsigned int t)
    {
        Unsigned int x,y;
        For(x=0;x<=t;x++);
    }
c) Draw and explain interfacing diagram for DC motor speed control using 8051. Also develop flowchart for the same operation.
Ans: (4M-diagram, 4M-flowchart)

Q.3 Attempt any FOUR
a) Draw internal architecture diagram of 8051.
Ans: (4M-diagram)
b) State the function of Program counter (PC) and Data Pointer (DPTR) registers of 8051.
Ans: (2M-each function)

**The Data Pointer (DPTR)**

The Data Pointer (DPTR) is the 8051s only user-accessible 16-bit (2-byte) register. The Accumulator, "R" registers, and "B" register are all 1-byte values.

DPTR, as the name suggests, is used to point to data. It is used by a number of commands which allow the 8051 to access external memory. When the 8051 accesses external memory it will access external memory at the address indicated by DPTR.
While DPTR is most often used to point to data in external memory, many programmers often take advantage of the fact that it is the only true 16-bit register available. It is often used to store 2-byte values which have nothing to do with memory locations.

**The Program Counter (PC)**

The Program Counter (PC) is a 2-byte address which tells the 8051 where the next instruction to execute is found in memory. When the 8051 is initialized PC always starts at 0000h and is incremented each time an instruction is executed. It is important to note that PC isn't always incremented by one. Since some instructions require 2 or 3 bytes the PC will be incremented by 2 or 3 in these cases.

The Program Counter is special in that there is no way to directly modify its value. That is to say, you can't do something like PC=2430h. On the other hand, if you execute LJMP 2430h you have effectively accomplished the same thing.

c) State any four 'C' data types with their range of values.
Ans: (1M-each)

**Data types used in C:**

1) Unsigned character
   range: - 0-255
2) Signed character
   range: (-128+0+127)
3) Unsigned integer
   Range: 0-65535(0000-FFFFH)
4) Signed integer
   range: (-32768 to 32767)
5) Bit
   Range RAM bit addressable only
6) SFR
   Range RAM addresses 80 –FFH only
7) Sbit
   Range SFR bit addressable only

d) Give four important features of 8051.
Ans: (1M-each)

Features of 8051 micro controller are as follows:
1) 8-bit data bus and 8-bit ALU.
2) 16-bit address bus – 64KB of RAM and ROM.
3) On-chip RAM –128 (256) bytes (“Data Memory”)
4) On-chip ROM – 4 KB (“Program Memory”)
5) Four 8-bit bi-directional input/output ports. Four 8-bit bi-directional input/output ports.
6) Programmable serial ports i.e. One UART (serial port)
7) Two 16-bit timers- Timer 0 & Timer 1
8) Six interrupts are available: Reset, Two interrupts Timers i.e. Timer 0 and Timer 1, Two external hardware interrupts- INT0 and INT1, Serial communication interrupt for both receive and transmit

e) Draw neat interfacing diagram of 20x4 LCD display with 8051 in 8 bit mode
Q4 a) Attempt any three:

a) Draw the interfacing diagram for temperature measurement using LM 35 temperature sensor with 8051 microcontroller.

b) Write 'C' language program to send out the value 44H serially one bit at a time via P1.0 pin of 8051. The LSB should go out first.

```c
#include<reg51.h>
sbit=P1^0;
sbit reg_bdata=Acc^0;
```
Void main(void)
{
    Unsigned char  a=0x44,l;
    ACC=a;
    For(i=1;i<=8,i++)
    {
        t_bit=reg_bdata;
        ACC=ACC<<1;
    }
}

c) Compare Von–Neumann and Harvard architecture
Any 4 difference points --4 marks.

d) List interrupts of 8051 mic with their vector address and priority upon reset and explain SFR used to enable interrupt of 8051

<table>
<thead>
<tr>
<th>Interrupt Source</th>
<th>Vector address</th>
<th>Interrupt priority</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
THE SFR used to enable interrupts is the IE SFR.

B) Attempt any One:

a) Explain the operation of following instruction of 8051 with suitable example each.

i) **MOVX A,@DPTR**

**Description:** This instruction moves the contents of the external RAM memory pointed by (or stored in) DPTR to accumulator.

**No of bytes:** 1 byte

**Addressing mode:** register

**Example:**

```Assembly
MOV DPTR, #2000H ; DPTR = 2000H (external RAM address)
MOV A, @DPTR    ; 2000H = 0BH
```

ii) **SWAP A**

**Description:** This instruction exchanges bits 0-3 of the Accumulator with bits 4-7 of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times.

**No of bytes:** 1 byte

**Addressing mode:** register specific

**Example:**

```Assembly
MOV A, #59H      ; A= 59H
SWAP A           ; A= 95H
```
iii) SETB bit

**Function:** This sets high the bit.

**Eg:** SETB C

After execution
Set carry flag CY=1

b) Draw and explain format of TMOD and TCON registers of microcontroller 8051.

**ANS:** (2 marks – each format)

**TMOD format:**

<table>
<thead>
<tr>
<th>GATE</th>
<th>C/T</th>
<th>M1</th>
<th>M0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GATE</td>
<td>C/T</td>
<td>M1</td>
<td>M0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**TMOD (89h) SFR:**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Explanation of Function</th>
<th>Timer</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>GATE1</td>
<td>When this bit is set the timer will only run when INT1 (P3.3) is high. When this bit is clear the timer will run regardless of the state of INT1.</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>C/T1</td>
<td>When this bit is set the timer will count events on T1 (P3.5). When this bit is clear the timer will be incremented every machine cycle.</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>T1M1</td>
<td>Timer mode bit</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>T1M0</td>
<td>Timer mode bit</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>GATE0</td>
<td>When this bit is set the timer will only run when INT0 (P3.2) is high. When this bit is clear the timer will run regardless of the state of INT0.</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>C/T0</td>
<td>When this bit is set the timer will count events on T0 (P3.4). When this bit is clear the timer will be incremented every machine cycle.</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>T0M1</td>
<td>Timer mode bit</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>T0M0</td>
<td>Timer mode bit</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TxM1</th>
<th>TxM0</th>
<th>Timer Mode</th>
<th>Description of Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>13-bit Timer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>16-bit Timer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td>8-bit auto-reload</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>3</td>
<td>Split timer mode</td>
</tr>
</tbody>
</table>
TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

<table>
<thead>
<tr>
<th>TF1</th>
<th>TR1</th>
<th>TF0</th>
<th>TR0</th>
<th>IE1</th>
<th>IT1</th>
<th>IE0</th>
<th>IT0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TF1</td>
<td>TCON. 7</td>
<td>Timer 1 overflow flag. Set by hardware when the Timer/Counter1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TR1</td>
<td>TCON. 6</td>
<td>Timer 1 run control bit. Set/cleared by software to turn Timer/Counter1 ON/OFF.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TF0</td>
<td>TCON. 5</td>
<td>Timer 0 overflow flag. Set by hardware when the Timer/Counter0 overflows. Cleared by hardware as processor vectors to the service routine.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TR0</td>
<td>TCON. 4</td>
<td>Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IE1</td>
<td>TCON. 3</td>
<td>External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IT1</td>
<td>TCON. 2</td>
<td>Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IE0</td>
<td>TCON. 1</td>
<td>External Interrupt 0 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IT0</td>
<td>TCON. 0</td>
<td>Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Q5) Attempt any two:

a) Draw interfacing diagram of 3x3 matrix keyboard with 8051 and write ‘C’ language program to read key status
# include < reg51.h>

# define COL  P2   // define ports for easier reading
# define ROW   P1

void  MSDelay ( unsigned int value) ;
void SerTX ( unsigned int value ) ;

unsigned char keypad [3] [3] =  { '0' , '1' ,'2' ,'3' , '4',  '5' ,'6' , '7' ,'8'};

void main()
{
    Unsigned char colloc, rowloc ;

    TMOD = 0X20; // timer 1, mode 2
    TH1= -3; // 9600 baud

    SCON = 0X50; // 8 – bit , 1 stop bit

    TR1 = 1; // start timer 1

    // keyboard routine . This sends the ASCII

    // code for pressed key to the serial port

    COL = 0XFF; // make P2 an input port

    While (1) // repeat for ever
{ 
  do 
  { 
    ROW = 0X00; // ground all rows at once  
    Colloc = COL; // read the columns  
    Colloc &= 0X0F; // mask used bits  
  } while ( colloc != 0X0F); // check until all keys released  
  do 
  { 
    Do 
    { 
      MSDelay(20); // call delay  
      colloc = COL; // see if any key is pressed  
      colloc &= 0X0F; // mask unused bits  
    } while (colloc == 0X0F ); // wait for keypress  
  } While(1)  
  { 
    ROW = 0XFE; // ground row 0  
    colloc = COL; // read columns  
    colloc &= 0X0F; // mask unused bits  
    if ( colloc != 0X0F // column detected  
    {  
      rowlock = 0; // save row location  
      break ; // exit while loop  
    }  
    ROW = 0xFD; // ground row 1  
    colloc = COL; // read columns
colloc &= 0X0F; // mask unused bits

if ( colloc != 0X0F  // column detected
{
    rowlock = 1; // save row location
    break;   // exit while loop

ROW = 0XFB;  // ground row 2
colloc = COL; // read columns

colloc &= 0X0F; // mask unused bits

if ( colloc != 0X0F  // column detected
{
    rowlock = 2; // save row location
    break;   // exit while loop
}

// check column and send result to the serial port

if ( colloc = = 0X0E)
    SerTX ( keypad[rowlock] [0]);
else  if ( colloc = = 0X0D)
    SerTX ( keypad[rowlock] [1]);
else  if ( colloc = = 0X0B)
    SerTX ( keypad[rowlock] [2]);
}

Void SerTX ( unsigned char x)
{
    SBUF = x;  // place value in buffer
    While ( T1 = = 0);  // wait until transmitted
    TI   = 0;  // clear flag
}

Void MSDelay ( unsigned int value )
{ 
    unsigned int x, y;
    for ( x = 0; x<1275; x++)
        for ( y = 0; y< value; y++)
        {
        }
}

b) Write algorithm and assembly language program to add two BCD numbers stored at internal RAM locations 40H and 41H. Store the result at internal RAM location 42H.

Algorithm

Load the contents of mem location 40H into accumulator

Add contents of accumulator with contents of mem location

Adjust result to BCD

Store the result in mem location 42H

Program

MOV A,40H ; Load the contents of mem location 40H into accumulator
ADD A,41H ; Add contents of accumulator with contents of mem location
DAA ; Adjust result to BCD
MOV 42H,A ; Store the result in mem location 42H
Sjmp $
c) Draw the diagram to interface 8 switches to Port 1 and 8 LED’s to Port 2 of 8051. Write “C” language program to display switch status on LED’s.

ANS: (Diagram: 4 marks, Program: 4 marks)

Any other suitable diagram and program related to that should be considered.

( Note: LEDs can be connected in common anode mode also )

'C' Language program:

```c
#include <reg51.h>
void main(void)
{
    unsigned char mybyte;
    P0=0xFF; // make Port0 input port
    P1=0X00; // make Port1 output port
    while (1)
    {
        mybyte=P0; // get a byte from P0
        P1= ~ mybyte; // send compliment of it to P1
    }
}
```

Note: When switch is not pressed port pin of P0 status is logic 1 and when switch is pressed port pin of P0 is logic 0. So we have to complement the status of P0 i.e mybyte variable.
Q6) Attempt any four:

a) Explain the timer modes of 8051.

**Ans:** Operating modes of Timer: The timer may operate in any of the four modes that are determined by M1 and M0 bit in TMOD register.

**Mode0:**

In mode 0 the register THX is used as 8 bit counter and TLX is used as 5 bit counter. The pulse input is divided by \(2^{10} \) so that TH counts. Hence original oscillator frequency is divided by \(2^{10} \). The timer flag is set when THX rolls over from FF to 00H.

**Mode1:**

It is similar to Mode 0 except TLX is configured as a full 8-bit counter. Hence pulse input is divided by \(2^{10} \) so that TH counts the timer flag is set when THX rolls over from FF to 00H.
In this mode only TLX is used as 8-bit counter. THX is used to hold the value which is loaded in TLX initially. Every time TLX overflows from FFH to 00H the timer flag is set and the value from THX is automatically reloaded in TLX register.

Mode 3

In this mode, timer 0 becomes two completed separate 8-bit timers. TL0 is controlled by gate arrangement of timer 0 and sets timer 0 flag when it overflows. TH0 receives the timer clock under the control of TR1 bit and sets TF1 flag when it overflows. Timer 1 may be used in mode 0, 1 and 2 with one important exception that no interrupt will be generated by the timer when the timer 0 is using TF1 overflow flag.

Draw circuit diagram to interface common anode 7 segment display to 8051 and write ‘C’ language program to display number 0.

For Common anode display

OR
Program:

// C language program for 7 Segment display interfacing
#include <Intel\8052.h>
#include <standard.h>

/*SEVEN SEGMENT DISPLAY
   DP  G  F  E  D  C  B  A
   NO  D7 D6 D5 D4 D3 D2 D1 D0
   0 0 1 0 0 0 0 0 0 =40H
   A = P1.0 B = P1.1 C = P1.2 D = P1.3
   E = P1.4 F = P1.5 G = P1.6 DP= P1.7
   */
void main ()
{
P1 = 0xFF; //DISPLAY OFF
while(1)
{
P1 = 0x40; //DISPLAY 0
}
delay_ms(1000);
}
}
}

NOTE: Program may change. Student can also use the other logic. Please check the logic and understanding of students.

c) List any four addressing modes of 8051 with one example each.

Ans: (1 Mark—each addressing mode with example --any four)

There are a number of addressing modes available to the 8051 instruction set, as follows:

1. Immediate Addressing mode
2. Register Addressing mode
3. Direct Addressing mode
4. Register Indirect addressing mode
5. Relative Addressing mode
6. Absolute addressing mode
7. Long Addressing mode
8. Indexed Addressing mode

1) **Immediate Addressing mode:**
Immediate addressing simply means that the operand (which immediately follows the Instruction op. code) is the data value to be used.
For example the instruction:
MOV A, #25H; Load 25H into A
Moves the value 25H into the accumulator The # symbol tells the assembler that the immediate addressing mode is to be used.

2) **Register Addressing Mode:**
One of the eight general-registers, R0 to R7, can be specified as the instruction Operand. The assembly language documentation refers to a register generically as Rn.
An example instruction using register addressing is :
ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator)
Here the contents of R5 are added to the accumulator. One advantage of register addressing is that the instructions tend to be short, single byte instructions.

3) **Direct Addressing Mode:**
Direct addressing means that the data value is obtained directly from the memory location specified in the operand.

For example consider the instruction:
MOV R0, 40H; Save contents of RAM location 40H in R0.
The instruction reads the data from Internal RAM address 40H and stores this in the R0. Direct addressing can be used to access Internal RAM, including the SFR registers.

4) **Register Indirect Addressing Mode:**
Indirect addressing provides a powerful addressing capability, which needs to be appreciated.
An example instruction, which uses indirect addressing, is as follows:
MOV A, @R0; move contents of RAM location whose address is held by R0 into A
Note the @ symbol indicated that the indirect addressing mode is used. If the data is inside the CPU, only registers R0 & R1 are used for this purpose.

5) **Relative Addressing Mode:**
This is a special addressing mode used with certain jump instructions. The relative address, often referred to as an offset, is an 8-bit signed number, which is automatically added to the PC to make the address of the next instruction. The 8-bit signed offset value gives an address range of +127 to –128 locations.

Consider the following example:
SJMP LABEL_X
An advantage of relative addressing is that the program code is easy to relocate in memory in that the addressing is relative to the position in memory.

6) **Absolute addressing Mode:**
Absolute addressing within the 8051 is used only by the AJMP (Absolute Jump) and ACALL (Absolute Call) instructions.

7) **Long Addressing Mode:**
The long addressing mode within the 8051 is used with the instructions LJMP and LCALL. The address specifies a full 16 bit destination address so that a jump or a call can be made to a location within a 64KByte code memory space (2^16 = 64K).

An example instruction is:
LJMP 5000h; full 16 bit address is specified in operand.

8) **Indexed Addressing Mode:**
With indexed addressing a separate register, either the program counter, PC, or the data pointer DTPR, is used as a base address and the accumulator is used as an offset address. The effective address is formed by adding the value from the base address to the value from the offset address. Indexed addressing in the 8051 is used with the JMP or MOVC instructions. Look up tables are easy to implement with the help of index addressing.

Consider the example instruction:
MOVC A, @A+DPTR

MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address.

d) Draw the format of PSW register of 8051 with one example each.

<table>
<thead>
<tr>
<th>CY</th>
<th>AC</th>
<th>F0</th>
<th>RS1</th>
<th>RS0</th>
<th>OV</th>
<th>--</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td>CY</td>
<td>PSW.7</td>
<td>CarryFlag.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC</td>
<td>PSW.6</td>
<td>Auxiliarycarryflag.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F0</td>
<td>PSW.5</td>
<td>Available to the user forgedgeneral purpose.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RS1</td>
<td>PSW.4</td>
<td>Register bank selector bit 1.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RS0</td>
<td>PSW.3</td>
<td>Register bank selector bit 0.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OV</td>
<td>PSW.2</td>
<td>Overflowflag.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1. **CY: the carry flag.** This flag is set whenever there is a carryout from the D7 bit. The flag bit is affected after an 8 bit addition or subtraction.

It can also be set to 1 or 0 directly by an instruction such as “SETBC” and CLR C” where “SETBC” stands for “set bit carry” and “CLR C” for “clear carry”.

2. **AC: the auxiliary carry flag** If there is a carry from D3 and D4 during an ADD or SUB operation, this bit is set; it is cleared. This flag is used by instructions that perform BCD (binary coded decimal) arithmetic.

3. **F0: Available to the user for general purposes.**

4. **RS0, RS1: register bank selects bits** These two bits are used to select one of the four register banks in internal RAM in the table. By writing zeroes and ones to these bits, a group of registers R0-R7 can be used out of our registers banks in internal RAM.

<table>
<thead>
<tr>
<th>RS1</th>
<th>RS0</th>
<th>Space in RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Bank 0 (00H-07H)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Bank 1 (08H-0FH)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Bank2 (10H-17H)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Bank3 (18H-1FH)</td>
</tr>
</tbody>
</table>

**.OV:**

**Overflow flag**

This flag is set whenever the result of a signed number operation is too large, causing the high-order bit to overflow into the sign bit. In general, the carry flag is used to detect errors in unsigned arithmetic operations. The overflow flag is only used to detect errors in signed arithmetic operations.

6. **P: Parity flag**

The parity flag reflects the number of 1s in the A (accumulator) register only. If the A register contains an odd number of 1s, then P=1. P=0 if A has an even number of 1s.
e) Draw interfacing diagram to interface relay to port pin P3.0 and opto isolator to port pin P3.7 of 8051 microcontroller