

WINTER-16 EXAMINATION

Model Answer

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q N o	Sub Q. N.	Answer	Marking Scheme
1	a)	Attempt any <u>SIX</u> of the following:	12
		i)Define:	
		SVRR	2
		Slew rate	
		 Ans:- (Definition – 1mks each) 1. SVRR-It is defined as the ratio of change of input offset voltage to the change in one supply voltage while keeping other supply voltage constant . Ideally, SVRR= 0. 2. Slew rate-: It is defined as the maximum rate of change of output voltage per unit time. Ideally Slew Rate = ∞ . 	
		ii)Draw practical integrator using op-amp. Ans:- (Diagram- 2 mks)	2

Subject Code: 17445















3)Output offset voltage.

4)Input bias current.

Ans:-(Comparison – relevant answer- 4 mks)

Parameters		Ideal Opamp	Practical Opamp typical values
1)	PSRR	zero	150 μν/ν
2)	Gain bandwidth product	infinite	1 Mhz
3)	Output offset voltage	zero	6mV
4)	Input bias current.	zero	20nA

iii)What is the need of complementary push-pull amplifier? Draw the circuit and explain.

Ans:- (Need- 2 mks, diagram – 2mks)

Complementary push pull amplifier is the output stage op amp -

Output stage: This stage uses complementary symmetry push pull amplifier. This stage provides low output resistance and hence increases the current supplying capability of op-amp and also this stage increases the output voltage swing.



Attempt any <u>FOUR</u> of the following:

2

a)

Derive the equation for virtual ground concept in op-amp.

Ans:- (diagram – 2 mks, explanation- 2 mks)

4











coupling. It becomes more important in DC applications, especially amplifiers, since this DC error will be amplified by the next stage. The 741 type op – amp the manufacturer recommends that a 10 k Ω potentiometer be placed across offset null pins 1 and 5 and a wiper be connected to the negative supply pin 4. Adjustment of this pot will null the output. By varying the position of the wiper on the $10k\Omega$ potentiometer, we are trying to remove the mismatch between inverting and non- inverting input terminals of the op- amp. Adjust the wiper until the output offset voltage is reduced to zero. +15 V 741 2 -15 \ 10 kΩ Fig: Voltage offset null circuit Design a circuit that convert square wave to spikes. Draw input-output waveforms. e) Ans:- (diagram-2 mks, input output waveforms-2 mks) 4 The circuit suggested is a differentiator as square wave is to be converted to spikess









Attempt any <u>FOUR</u> of the following:

3

a)

Draw circuit and derive equation of 2 op-amp instrumentation amplifier.

Ans:- (diagram- 2 mks, derivation- 2 mks)

16











Analysis of the circuit:

- The analysis of the circuit can be done by following two steps: First step is to determine the voltage V₁ at the non- inverting (+) terminal and the second step is to establish relationship between V₁ and the load current I_L.
- Applying KCL at node V₁,

$$I_1 = I_1 + I_2$$
 ------ (1)

But $I_1 = V_{in} - V_1 / R$ and $I_2 = V_o - V_1 / R$, Substituting these expression into equation (1)

$$I_{L} = \frac{V_{in} - V_{1}}{R} + \frac{V_{o} - V_{1}}{R}$$

$$\therefore \quad V_{in} + V_{o} - 2 V_{1} = I_{L} R$$

$$\therefore \quad V_{1} = \frac{V_{in} + V_{o} - I_{L} R}{2}$$
(2)

Thus we have obtained the expression for V1.

· The OP- AMP is connected in the non- inverting mode. Therefore gain of the circuit is,

$$A_{\rm VF} = 1 + \frac{R}{R} = 2.$$

• The output voltage is given by,

$$V_o = A_{VF} \times V_1 = 2 V_1$$

Substituting V1 from equation (2) we get,

$$V_{o} = V_{in} + V_{o} - I_{L} R$$

$$\therefore I_{L} R = V_{in}$$

$$\therefore I_{L} = \frac{V_{in}}{R}$$
....(3)

 Equation 3 shows that the load current is dependent on the input voltage and resistor R. Note that all resistors in the figure must be equal in value.

(1M)











 Assuming the input current of the OP-AMP to be zero, the current I flowing through the feedback resistor R_F is given by:

$$I = I_{f} = -\frac{V_{o}}{R_{F}}$$

$$\therefore -\frac{V_{o}}{R_{F}} = I_{o} e^{V_{in}/\eta V_{T}}$$

$$\therefore V_{o} = -I_{o} R_{F} e^{V_{in}/\eta V_{T}}$$

- This equation shows that the output voltage Vo is proportional to the exponential function
 of V_{in}
- · The exponential function is same as the antilog.

Draw and explain 7V to 12V widow detector.

Ans:- (Diagram – 2 mks, waveform- 1 mks, explanation- 1 mks)

- There is a need to determine when an unknown input is between two precise reference thresholds V_{ut} and V_{lt}.
- This determination can be made by a circuit called the window detector.

The window detector circuit is used for detecting whether an unknown voltage V_{in} falls within a specified voltage band called window.

As shown the upper trigger point is V_H or V_{UT} which is 12 V while the lower trigger point is V_L or V_{LT} as 7 V, the output will be detected high between these two voltage levels is 7 V to 12 V.

f)









Operation of the circuit:

4

a)

- V_H and V_L are two references voltages with $V_{ut} > V_{lt}$ an Vin is the input voltage. The outputs of the two comparators are applied to two transistors which operates as switches. The output voltage is obtained at the common collector terminal of the two transistors.
- If V_in is between the two reference voltages i.e. V_{lt} < V_{in} < V_{ut} then the outputs of both the comparators will be low. So both the transistors will remain in OFF state. So the collector voltage i.e. the output voltage will be equal to Vcc.

$$\therefore V_{0} = +V_{CC} : For V_{1E} < V_{in} < V_{EE}$$

 If V_{in} is less than V_L then the output of the comparator 1 will be low and that of comparato 2 will be high. This will turn off transistor Q₁ but saturate transistor Q₂ and the output voltage will be V_{CE (sat)} i.e. low.

$$\therefore V_{o} = V_{CE(sat)} = low : For V_{in} < V_{jk}$$

 If V_{in} is greater than V_H then the output of comparator 1 will be high and that of comparator 2 will be low. Thus transistor Q₁ will saturate and Q₂ will remain off. The output voltage will be V_{CE (sat)} i.e. low.

Attempt any <u>FOUR</u> of the following:

Design a comparator to detect -2 volt dc.

Ans :- (Diagram- 2 mks, Waveforms- 1 mks, explanation – 1 mks)

As shown below to detect -2 V, op-amp works as comparator (either in inverting or noninverting mode).

The inverting terminal is connected to input signal while the noninverting is at reference voltage=-2 V.

The diagram and waveforms are as shown-

16

(2M)







$A_f = 1 + \frac{R_f}{R_1}$	
Here, $A_f = 2$	
Therefore, $2 = 1 + \frac{R_f}{R_1}$	
So, $1 = \frac{R_f}{R_1}$	
Therefore, $R_f = R_1$	
Let $R_f = 10k\Omega$	
Therefore, $R_1 = 10k\Omega$	
Assume $C = 0.01 \mu F$	
But $f_c = \frac{1}{2\pi RC}$	
Given- Fc=1Khz	
$1000=1/(2*\pi *R*0.01*10^{-6})$	
R=15.91 KΩ	
The designed circuit is-	
ns. Circuit diagram : JOKR	ŧ
R RE	
IOKA O+Vcc	-
+ 4	
	Vo
IS 9K IS 9K O-VEE	
Vin O TONIC TOPLE	
- 0.01mr - 0.01mr	







d)



Draw high pass filter and explain with characteristics.

Ans:- (Diagram- 2 mks, characteristics- 1 mks, explanation- 1 mks)





A high pass filter is one that passes the high frequency components and blocks the low frequency at a cut off frequency F_L as shown in the characteristics below. The cut off frequency separates the pass band and the stop band. After F_L , the gain increases at the rate of +20 dB per decade increase in frequency.



Explain how active filter is better than passive filter.

Ans:-(Any four relevant points- 4 mks)

e)

f)

Advantages of active filters over passive filters

- 1. Active filters have flexibility in gain and frequency adjustments
- 2. They provide pass band gain
- 3. Because of high input resistance and low output resistance ,they donot have loading problems
- 4. The components required for active filters are of smaller size
- 5. They donot exhibit any insertion loss
- 6. Due to absence of inductors and easy availability of variety of cheaper op-amps active filters are cheaper
- 7. They allow for interstage isolation and control of input and output impedance

Draw notch filter. Explain with characteristics.

Ans:- (Diagram – 2 mks, characteristics- 1 mks, explanation- 1 mks)

4











Soln. Time period
$$T = \frac{1}{\Gamma} = \frac{1}{10 \text{ kHz}} = 0.1 \text{ m/sec}$$

 $T = 1\text{ ms}$
Now, duty cycle $D = \frac{T_{ON}}{T} \times 100 = 60$
 $T_{ON} = \frac{D \times T}{100}$
 $= \frac{60 \times 0 \text{ ms}}{100} = 6.06 \text{ ms}$
 $T_{ON} = 0.06 \text{ m/sec}$
Also $T = T_{ON} + T_{OFF}$
 $T_{OFF} = T - T_{ON} = 0.1 - 0.06 = 0.04 \text{ m/s}$
We know, $T_{OFF} = 0.693 \text{ R}_{B} \times \text{C}$
Assuming, $C = 0.1 \text{ µF}$
 $R_{B} = \frac{T_{OFF}}{0.693 \times \text{C}}$
 $\mathcal{R}_{B} = \frac{0.04 \times 10^{-3}}{0.693 \times 0.1 \times 10^{-6}} = 577.22$

Also

 $T_{ON} = 0.693(RA+RB)*C$

TON= 0.693RA*C+0.693 RB*C

0.06msec= 0.693 RA*C+ 0.04 msec

Solving

RA= 289 Ω

So the designed circuit is as shown-



c)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)



Draw block diagram at IC 555. Explain the use of pin 2 and 6.





d)

a trigger pulse of amplitude >1/3 VCC is applied to this pin , o/p of timer changes from low to high

6- Threshold:- When a trigger pulse of amplitude > 2/3 VCC is applied to this pin , o/p of timer changes from high to low.

Explain operation of PLL as multiplier.

Ans:-(Diagram- 2 mks, explanation- 2 mks)



- When the system is in lock, the two inputs to phase comparator are at the same frequency. At this condition, the VCO frequency is given by Nfs is the incoming frequency.
- Thus, the VCO output frequency is a multiple of the input frequency.
- The multiplying factor being governed by scaling factor of the divide N counter.

e) Explain the operation of VCO (Voltage Controlled Oscillator) block in IC 565.

Ans:- (only operation/ function – 4

mks)

f)

Role of Voltage controlled oscillator (VCO):

The control voltage V_C is applied at the input of a VCO The output frequency of VCO is directly proportional to the dc control voltage V_C. The VCO frequency F₀ is compared with the input frequency F_s by the phase detector and it (VCO frequency) is adjusted continuously until it is equal to the input frequency F_s i.e. $F_0=F_s$.

Draw PLL transfer curve. Explain

(i) Capture range

4



a)

Lock range (ii) Ans:- (Transfer curve- 2 ks, explanation- 1 mks each) Output voltage Vo (Error voltage) Increasing input frequen (f.) Output voltage (Vo) (Error voltage) Decreasing 0 input frequen (f_) Capture range Lock range -Lock range: the range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $f_L - 2 \Delta f_L$ Where $f_L = 8 f_0 / V$ Capture range : it is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta f_c$ Where $f_c = f_L / (2\pi * 3.6 * 10^3 * C)$ Attempt any FOUR of the following: Draw triangular wave generator. Draw its waveform of it. Ans:- (diagram along with waveforms -2 mks each) As shown a Schmitt trigger circuit(or comparator) as square wave generator followed integrator provides generation of triangular waveforms.











Figure shows an inverting comparator with positive feedback. The circuit converts an irregular shaped waveform to a square wave or pulse. This circuit is known as Schmitt trigger. The input voltage triggers the output, every time it exceeds certain voltage level called upper threshold voltage V_{ut} and lower threshold voltage V_h. The threshold voltage is obtained by the divider circuit $R_1 - R_2$. The voltage across R_1 is variable reference threshold voltage, that depends on the value and polarity of the output voltage V_o. When $V_o = +V_{sat}$ the voltage across R_1 is called the upper threshold voltage V_{ut}. The input V_{in} is greater than V_h and this causes V_o to switch from $+V_{sat}$ to $-V_{sat}$. As long as

$$V_{in} < V_{ut}, V_o \text{ is } + V_{sat} \text{ and}$$
$$V_{ut} = \frac{R_1}{R_1 + R_2} (+V_{sat})$$

On the other hand, when $V_o = -V_{sat}$, the voltage across R_1 is referred to as lower threshold voltage V_h . V_{in} must be slightly more negative than V_{h} in order to cause V_o to switch from $-V_{sat}$ to $+V_{sat}$. Hence for $V_{in} > V_h$, $V_o = -V_{sat}$ and R.

$$V_{h} = \frac{R_1}{R_1 + R_2} (-V_{\text{sat}})$$

Thus, if the threshold voltage V_{ut} and V_{lt} are made larger than the input voltages, the positive feedback will eliminate the false output transition. Also, the positive feedback, because of its regenerative action, will make V_o switch faster between + V_{sat} and - V_{sat} and ROM = $R_1 \parallel R_2$ compensate the offset voltage.

Explain principle of oscillator with block diagram.

d)











