## WINTER- 16 EXAMINATION <br> Model Answer

(Subject Code: 17431)

## Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

| Q. No. | $\begin{aligned} & \text { Sub } \\ & \text { Q.N. } \end{aligned}$ | Answer | Marking Scheme |
| :---: | :---: | :---: | :---: |
| Q. 1 | a) | Attempt any SIX of following | 12-Total <br> Marks |
| 1 | i) | Describe the four salient features of 8085. | 2 M |
|  | Ans: | Features of 8085: <br> 1. 16 address line so $2^{16}=64$ Kbytes of memory can be addressed. <br> 2. Operating clock frequency is 3 MHz and minimum clock frequency is 500 KHz . <br> 3. On chip bus controller. <br> 4. Provide 74 instructions with five addressing modes. <br> 5. 8085 is 8 bit microprocessor. <br> 6. Provides 5 level hardware interrupts and 8 software interrupts. <br> 7. It can generate 8 bit I/O address so $2^{8}=256$ input and 256 output ports can be accessed. <br> 8. Requires a single +5 Volts power supply. <br> 9. Requires 2 phase, $50 \%$ duty cycle TTL clock <br> 10. Provide 2 serial I/O lines, so peripheral can be interfaced with $8085 \mu$ p. | Any Four Features [ $1 / 2$ Mark each] |
|  | ii) | State the function of following pins of 8086. <br> 1) ALE <br> 2) $\overline{\mathrm{WR}}$ | 2 M |
|  | Ans: | 1) ALE- <br> This output signal is used to indicate availability of valid address on address/data lines and is connected to latch enable input of latches (8282 or 74LS373).This signal is active high and never tristate. | (1 Mark each) |


|  | 2) WR <br> The signal write $\overline{\mathrm{WR}}$ indicates that a write bus cycle is in progress. The 8086 switches WR to logic 0 to signal external device that valid write or output data are on the bus. |  |
| :---: | :---: | :---: |
| iii) | Explain the functions of following instruction with one example. <br> 1) XLAT <br> 2) LEA | 2 M |
| Ans: | 1) XLAT <br> XLAT replaces a byte in AL register with a byte from 256 byte lookup table beginning at $[\mathrm{BX}]$. <br> AL is used as offset into this table. <br> Operation :- AL $\leftarrow[B X+A L]$ <br> 2) LEA- <br> This instruction indicates the offset of the variable or memory location named as the source and put this offset in the indicated 16 - bit register. <br> Example: LEA BX, PRICE ; Load BX with offset of PRICE in DS | $\begin{aligned} & \text { (1 Mark } \\ & \text { each) } \end{aligned}$ |
| iv) | Define the terms: algorithm and flowchart. | 2 M |
| Ans: | Algorithm: The formula or sequence of operations to be performed by the program can be specified as a step in general English is called algorithm. <br> Flowchart: The flowchart is a graphically representation of the program operation or task. | (Correct Definition: 1 <br> Mark each) |
| v) | List maskable and non-maskable interrupts of 8085. | 2 M |
| Ans: | Maskable Interrupt : TRAP <br> Non-maskable Interrupts : INTR, RST 7.5, RST 6.5, RST 5.5 | (Maskable Interrupt :1 Mark) (NonMaskable interrupt :ANY 2 : ½ Mark each) |
| vi) | List any four features of 8086. | 2 M |


(ISO/IEC - 27001-2005 Certified)

|  |  |  | 2 3 3 4 | General Form: <br> AND <br> DESTINATION,SOURCE <br> Ex:- AND BH,CL <br> Flag affected: PF,SF,ZF | General Form : <br> TEST DESTINATION,SOURCE <br> Ex:- TEST BH,CL <br> Flag affected: CF, OF, PF,SF,ZF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b) | Attempt any TWO of following: |  |  |  | 8 M |
|  | i) | Describe the functions of the following directives: <br> 1) DD <br> 2) DB <br> 3) INCLUDE <br> 4) DUP |  |  |  | 4 M |
|  | Ans: | 1) DD - (Define Double Word or Data Double Word) <br> - This is used to define a double word (32-bit) type variable. <br> - The range of values : 0 to $2^{32-1}$ bits for unsigned numbers. $-2^{32-1}$ to $+2^{32-1}-1$ for signed numbers <br> - This can be used to define a single double word or multiple double word. <br> 2) DB - Define byte (8 bits) <br> - It is used to declare a byte type variable of 8 bit. It also can be used to declare an array of bytes. <br> - The range of values that can be stored in a byte is 0 to 255 for unsigned numbers and $-128+127$ for signed numbers. <br> 3) INCLUDE - <br> - This INCLUDE directive is used to insert a block of source code from the named file into the current source module. <br> - The directive INCLUDE informs the assembler to include the statement defined in the include file. The name of the include file follows the statement INCLUDE. <br> 4) DUP: Duplicate memory location:- <br> - This directive can be used to generate multiple bytes or words with known as well as un-initialized values. |  |  |  | (Correct <br> Use of each <br> :1 Mark ) |
|  | ii) | Describe Linker and Debugger with respect to their functions and usages |  |  |  | 4 M |
|  | Ans: | Linker: <br> 1. It is a programming tool used to convert Object code into executable program called .EXE module. <br> 2. It combines, if requested, more than one separated assembled modules into one executable module such as two or more assembly programs or an assembly language with C program. |  |  |  | (Description : 2 Mark each) |



|  | (i)Auxiliary Carry Flag (AC): 1= it is set when carry/borrow is generated from lower nibble(bit D3) to higher nibble(bit D4 )in 8- bit operations. Not used in 16 bit operation. It is used in BCD operation. <br> (ii)Carry Flag (CY): It is set when carry/borrow is generated from MSB(D7 bit). It is reset when no such carry/borrow is generated. |  |
| :---: | :---: | :---: |
| b) | Explain the concept of segmentation in 8086. | 4M |
| Ans: | Segmentation: The memory in an 8086 microprocessor is organized as a segmented memory. <br> The physical memory is divided into 4 segments namely,- Data segment, Code Segment, Stack Segment and Extra Segment. <br> Description: <br> 1.Data segment is used to hold data <br> 2. Code segment for the executable program <br> 3. Extra segment also holds data specifically in strings. <br> 4. stack segment is used to store stack data. <br> Each segment is 64 K bytes \& addressed by one segment register. The 16 bit segment register holds the starting address of the segment The offset address to this segment address is specified as a 16 -bit displacement (offset) between 0000 to FFFFH. Since the memory size of 8086 is 1 Mbytes, total 16 segments are possible with each having 64Kbytes. | (Correct Description: 4 Mark) |
| c) | Name the general purpose registers of 8086 giving brief description of each. | 4 M |
| Ans: | General Purpose Register:- The registers AX, BX, CX and DX are the general purpose 16-bit registers. <br> AX- AX is used as 16-bit accumulator. The lower 8-bit is designated as AL and higher 8bit is designated as AH . AL can be used as an 8 -bit accumulator for 8 -bit operation. <br> BX-All data register can be used as either 16 bit or 8 bit. BX is a 16 bit register, but BL indicates the lower 8-bit of BX and BH indicates the higher 8-bit of BX. <br> CX -The register CX is used default counter in case of string and loop instructions. <br> DX - DX register is a general purpose register which may be used as an implicit operand or destination in case of a few instructions. | (List :1 <br> Mark <br> Description <br> of any <br> Mark each) |




|  | LOCK <br> This instruction causes the processor to take control of the shared resources. This is used as an instruction prefix to some critical instructions which has to be executed. While LOCKED, it prevents the resources to be shared by other processors. <br> ESC <br> This instruction is used to pass instructions to a coprocessor, such as the 8087 Math coprocessor, which shares the address and data bus with 8086. Instructions for the coprocessor are represented by a 6-bit code embedded in the ESC instruction. |  |
| :---: | :---: | :---: |
| b) | Describe how 20 bit physical address is formed in $\mathbf{8 0 8 6}$ microprocessor with one suitable example. | 4M |
| Ans: | Generation of 20 bit physical address in 8086 :- Segment registers carry 16 bit data, which is also known as base address. BIU appends four 0 bits to LSB of the base address. This address becomes 20-bit address. Any base/pointer or index register carries 16 bit offset. Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location. <br> Example: <br> Given CS $=3500 \mathrm{H}$ and $\mathrm{IP}=1234 \mathrm{H}$ <br> The given code segment base address is appended by four 0 bits. And IP offset is added to it. <br> CS $35000 \mathrm{H} \ldots \ldots .0$ is appended by BIU (or Hardwired zero) <br> $\mathrm{IP}+1234 \mathrm{H}$ <br> 36234 H | (Description :2Marks; <br> Example:2 Marks) (Any other example can be considered) |
| c) | Draw and explain the architecture of 8288 Bus Controller. | 4M |
| Ans: |  | (Description :2Marks, <br> Diagram:2 Marks) |



## immediate data.

5) Flags affected: OF ,CF

E.g: ROL

If $\mathrm{CF}=0, \mathrm{BH}=54 \mathrm{H}$
MOV CL, 02 ; Load CL register for the count
ROL BH, CL ; Rotate the contents of BH register by twice towards left
After two times ROL,
$01010100 \rightarrow 10101000 \rightarrow 01010001=51 \mathrm{H}$

## RCR (Rotate Right with Carry)

Syntax :-- RCR destination, count

1) This instruction rotates the destination bit by bit to the right including the carry
2) The bit moved out of LSB is rotated into CF and the bit in CF is rotated into the MSB.
3) The count can be either 1 or specified by CL register.
4) The destination can be a byte or a word in register or a memory location, but not an immediate data.
5) Flags affected: OF ,CF

## Operation Performed :--

MSB $\longrightarrow$ LSB $\rightarrow$ CF

## E.g: RCR

If $\mathrm{CF}=0, \mathrm{BH}=54 \mathrm{H}$
MOV CL, 02 ; Load CL register for the count
RCR BH, CL ; Rotate the contents of BH register by twice towards right through carry After two times RCR,
$01010100 \rightarrow 00101010 \rightarrow 00010101=15 \mathrm{H}$

## RCL (Rotate Left with Carry)

Syntax :-- RCL destination, count
a. This instruction rotates the destination bit by bit to the left including the carry
b. The bit moved out of MSB is rotated into CF and the bit in CF is rotated


|  | f) | Draw the neat interfacing diagram in minimum mode of 8086. | 4M <br> (Correct <br> labeled <br> Diagram :4 <br> Mark) |
| :---: | :---: | :---: | :---: |
| Q. 4 |  | Attempt any FOUR of following: | 16 M |
|  | a) | Write suitable example explain following instructions. <br> (i)DAA <br> (ii)ADC <br> (iii)MUL <br> (iv)XCHG | 4 M |
|  | Ans: | (i) DAA (Decimal Adjust Accumulator) <br> Syntax :-- DAA <br> 1. This instruction is used to convert the result of the addition of two packed BCD numbers to a valid BCD number. <br> 2. The result has to be only in AL. <br> 3. After addition if the lower nibble is greater than 9 or $\mathrm{AF}=1$, it will add 06 H to the lower nibble in AL. <br> 4. After this addition, if the upper nibble is greater than 9 or if $\mathrm{CF}=1$, DAA instruction adds 60 H to AL . <br> 5. DAA instruction affects $\mathrm{AF}, \mathrm{CF}, \mathrm{PF}$ and ZF . OF is undefined. Operation Performed :-- <br> 6. If lower nibble of $\mathrm{AL}>9$ or $\mathrm{AF}=1$ then $\mathrm{AL}=\mathrm{AL}+06$ <br> 7. If higher nibble of $\mathrm{AL}>9$ or $\mathrm{CF}=1$ then $\mathrm{AL}=\mathrm{AL}+60$ <br> Numeric Examples <br> (ii) ADC Destination, Source | (Each <br> Instruction: <br> 1Mark) |


|  | 1) This instruction is used to add the contents of source to the destination and carry flag. <br> 2) The result is stored in the destination. <br> 3) The source operand can be a immediate, a register or a memory location addressed by any of the 24 addressing modes. <br> 4) The destination can be a register or a memory location, but not an immediate data. <br> 5) Both operands cannot be immediate data or memory location. <br> 6) The source and the destination must be of the same data type i.e., ADD instruction adds a byte to byte or a word to word. It adds the two operands with CF. <br> It effects AF, CF, OF, PF, SF, ZF flags. <br> E.g.: <br> ADC AL, 74H <br> ADC DX, AX <br> ADC AX, [BX] <br> (iii)MUL (Unsigned multiplication) <br> Syntax :-- MUL source <br> 1. This instruction multiplies an unsigned byte from source with an unsigned byte in $\mathbf{A L}$ register <br> or <br> Unsigned word from source with an unsigned word in $\mathbf{A X}$ register. <br> 2. The source can be a register or memory location but cannot be an immediate data. <br> 3.When a byte is multiplied with a byte in AL, the result is stored in AX. <br> 4. When a word is multiplied with a word in AX, the MSW (Most Significant Word ) of the result is stored in DX and the LSW (Least Significant Word ) of the result is stored in AX. <br> 5. If MS Byte or Word of the result is zero, CF and OF both will be set. <br> 6 All other flags are modified depending upon the result Operation Performed :-- <br> a. If source is byte then $\mathrm{AX} \leftarrow \mathrm{AL} *$ unsigned 8 bit source <br> b. If source is word then $\mathrm{DX}, \mathrm{AX} \leftarrow \mathrm{AX} *$ unsigned 16 bit source Examples:-- <br> 1. MUL BL ; Multiply AL by BL \& the result in AX <br> 2. MUL CX ; Multiply AX by CX \& the result in DX,AX <br> 3. MUL Byte PTR [SI] ; AX $\leftarrow$ AL * [SI] <br> (iv)XCHG Destination, Source <br> 1.This instruction exchanges Source with Destination. <br> 2.It cannot exchange two memory locations directly. <br> 3.The source and destination can be any of the general purpose register or memory location, but not two locations simultaneously. <br> 4. No segment registers can be used. <br> E.g.: XCHG DX, AX <br> XCHG BL, CH <br> XCHG AL,[9800] |  |
| :---: | :---: | :---: |
| b) | Write 8086 assembly language instruction for the following: <br> (i)Move 5000 H to register D <br> (ii)Multiply AL by $\mathbf{0 5 H}$ | 4 M |
| Ans: | (**Note : Register D is considered as DX) | (Each |


|  | (i) Move 5000 H to register D MOV DX, 5000H <br> (ii)Multiply AL by 05 <br> MOV BL, 05H <br> MUL BL | Instruction: 2 Marks) |
| :---: | :---: | :---: |
| c) | Write an ALP to perform addition of two 16 bit BCD number. | 4 M |
| Ans: | ```DATA SEGMENT N1 DW 2804H N2 DW 4213H BCD_SUM DW ? DATA ENDS CODE SEGMENT ASSUME CS: CODE, DS:DATA START: MOV AX, DATA MOV DS, AX MOV AX, N1 MOV BX, N2 ADD AL,BL DAA ; LOWER BYTE ADDITION MOV CL,AL MOV AL,AH ADD AL,BH DAA ; HIGHER BYTE ADDITION MOV CH,AL MOV BCD_SUM, CX MOV AH,4CH INT 21H CODE ENDS END START``` | (Correct <br> Program: 4 <br> Mark) |
| d) | Describe the model of assembly language programming. | 4 M |
| Ans: | Note : Any one model can be considered. <br> Model 1: <br> 1) Using SEGMENT, ASSUME and ENDS directives <br> 2) In this Data_Seg is the name of the data segment where data are declared <br> 3) Code_Seg is the name of the code segment where code is written <br> 4) Start is the label name used to initialize the CS register. <br> 5) ENDS to indicate the ends of code and data segment <br> 6) END marks the end of the program. <br> Example <br> Data_Seg SEGMENT <br> Data declaration | (Description <br> 1Mark; <br> Model <br> Format: 3 <br> Marks) |



|  | e) | Write an ALP to count number of 1's in register DL. | 4 M <br> (Data <br> Declaration <br> 1Mark; <br> Correct <br> Program:3 <br> Marks) |
| :---: | :---: | :---: | :---: |
|  | f) | What is recursive and re-entrant procedure. | 4 M |
|  | Ans: | Recursive Procedures: <br> A recursive procedure is a procedure which calls itself. Here, the program sets aside a few locations in stack for the storage of the parameters which are passed each time the computation is done and the value is returned. Each value returned is then obtained by popping back from the stack at every RET instruction when executed at the end of the procedure. <br> Re-entrant Procedures: <br> A procedure is said to be re-entrant, if it can be interrupted, used and re-entered without losing or writing over anything. <br> To be a re-entrant, <br> 1) Procedure must first push all the flags and registers used in the procedure. <br> 2) It should also use only registers or stack to pass parameters. | (Recursive Procedure 2 Marks; Reentrant Procedure 2 Marks) |
| Q. 5 |  | Attempt any FOUR of following: | 16 M |
|  | a) | Write an ALP to arrange five 8 bit numbers in ascending order. | 4 M |
|  | Ans: |  | (Correct <br> Program -4 <br> Mark, Any <br> other logic may be used) |



|  |  | mov ds,dx lea si, string mov cx,0fh lea di, rev add di,0fh up: mov al, [si] mov [di], al Inc si dec di loop up code ends end start |  |
| :---: | :---: | :---: | :---: |
|  | d) | State the function of following instruction of 8086 <br> i. STC <br> ii. CMC <br> iii. CLD <br> iv. STI | 4 M |
|  | Ans: | i) STC : This instruction indicates the set CARRY FLAG. $\mathrm{CF}=1$ <br> ii) CMC: It will complement the carry flag. $\mathrm{CF}=\sim \mathrm{CF}$ <br> iii) CLD : In this instruction is indicating the clear DIRECTION FLAG $\mathrm{DF}=0$ <br> iv) STI :STI the instruction indicates the set INTERRUPT FLAG. $\mathrm{IF}=1$ | (Each instruction function :1 Mark ) |
|  | e) | What is meant by macro's? Describe their uses. | 4 M |
|  | Ans: | Macro <br> Small sequence of the codes of the same pattern are repeated frequently at different places which perform the same operation on the different data of same data type, such repeated code can be written separately called as Macro. <br> Macro is also called as open subroutine. <br> (OR) <br> Macro definition or (Macro directive): <br> Syntax: <br> Macro _name MACRO[arg1, $\arg 2, \ldots . . . \operatorname{argN})$ <br> ENDM <br> Uses of Macro: <br> Macros are used to :- <br> 1. Simplify and reduce the amount of repetitive coding. <br> 2. Reduces errors caused by repetitive coding. | (Correct Definition: 2 Marks, Any 2 uses: 1 Mark each) |

$\left.\begin{array}{|l|l|l|l|}\hline & & \begin{array}{l}\text { 3. Make program more readable. } \\ \text { 4. Reduce the Execution time as compare to procedure as no extra instructions are } \\ \text { required. }\end{array} & \\ \hline \text { f) } & \begin{array}{l}\text { What is procedure? What are the two advantages of using procedure in our } \\ \text { program. }\end{array} & \mathbf{4 ~ M} \\ \hline \text { Ans: } & \begin{array}{r}\text { 1) Procedure is a series of instructions is to be executed several times in a program, } \\ \text { and called whenever required. } \\ \text { 2) Program control is transferred to the procedure, when CALL instruction is } \\ \text { executed at run time. }\end{array} & \begin{array}{l}\text { (Correct } \\ \text { Description } \\ \text { 2) Memory required is less, as the program control is transferred to procedure. } \\ \text { 4) Stack is required at Procedure CALL. } \\ \text { 5) Extra overhead time is required for linkage between the calling program and } \\ \text { called procedure. }\end{array} & \begin{array}{l}\text { Any 2 } \\ \text { Advantages } \\ \text { (1 Mark }\end{array} \\ \text { each) }\end{array}\right\}$



MUL RES_ADD2
MOV Z,AL
MOV Z+1,AH
ENDM
DATA SEGMENT
A DB 02H
B DB 03H
C DB 04H
D DB 05H
RES_ADD1 DB ? ; RESULT OF A+B
RES_ADD2 DB ? ; RESULT OF C+D
X DW ? ; RESULT OF $(\mathrm{A}+\mathrm{B}) \times(\mathrm{C}+\mathrm{D})$
DATA ENDS
CODE SEGMENT
START:ASSUME CS: CODE,DS: DATA
MOV AX, DATA ; INITIALIZE DATA SEGMENT
MOV DS, AX
ADD_NO1 A, B, RES_ADD1; CALL MACRO TO ADD
ADD_NO2 C, D, RES_ADD2;CALL MACRO TO ADD
MULTIPLY RES_ADD1, RES_ADD2,X ;CALL MACRO TO MULTIPLY
MOV AX, 4C00H
INT 21H
ENDS
END START

## OR

(III)

OPERATION MACRO A, B,C,D, RES_ADD1,RES_ADD2,X ; MACRO
DECLARATION (A+B)*(C+D)
MOV AL, A
ADD AL, B
MOV RES_ADD1, AL
MOV AL,C
ADD AL,D
MOV RES_ADD2, AL
MOV AL, RES_ADD1
MUL RES_ADD2
MOV X,AL
MOV X+1,AH
ENDM
DATA SEGMENT
A DB 02H
B DB 03H
C DB 04H
D DB 05H
RES_ADD1 DB ? ; RESULT OF A+B
RES_ADD2 DB ? ; RESULT OF C+D
X DW ? ; RESULT OF $(\mathrm{A}+\mathrm{B}) \times(\mathrm{C}+\mathrm{D})$
DATA ENDS
CODE SEGMENT
ASSUME CS: CODE,DS: DATA



