## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

## Subject: Digital Techniques

Subject Code:
17333

## Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills).
4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

| Q. | $\begin{gathered} \text { Sub } \\ \text { Q.N. } \end{gathered}$ | Answer | Marking Scheme |
| :---: | :---: | :---: | :---: |
| 1. | $\begin{gathered} \text { A) } \\ \text { 1) } \\ \text { Ans. } \end{gathered}$ | Attempt any six: <br> What is Positive logic and Negative logic in digital system? <br> Positive Logic: A logic 1 level represents a more positive of the two voltage levels while the least positive of the two voltage levels represents a logic 0 level. <br> Example, If +5 V represents a logic 1 level <br> And $\quad 0 \mathrm{~V}$ represents a logic 0 level <br> Logic $1=+5 \mathrm{~V}$ <br> Logic $0=0 \mathrm{~V}$ <br> Or $\quad$ if logic $1=+5 \mathrm{~V}$, logic $0=+2 \mathrm{~V}$ <br> Negative Logic: A logic 1 level represents a most negative of the two voltage levels while the least negative of the two voltage levels represents a logic 0 level. <br> Example, If 0 V represents a logic 1 level <br> And $\quad+5 \mathrm{~V}$ represents a logic 0 level <br> Logic $1=0 \mathrm{~V}$ <br> Logic $0=+5 \mathrm{~V}$ <br> Or $\quad$ if logic $1=+2 \mathrm{~V}, \operatorname{logic} 0=+5 \mathrm{~V}$ | $\begin{gathered} 12 \\ 2 \mathrm{M} \\ \\ \text { Each } \\ \text { term 1M } \end{gathered}$ |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333

| 4) Ans. | State De-Morgan's theorem. <br> Theorem1: It state that the, complement of a sum is equal to product of its complements $\overline{\mathrm{A}+\mathrm{B}}=\overline{\mathrm{A}} \cdot \overline{\mathrm{~B}}$ <br> Theorem2: It states that, the complement of a product is equal to sum of the complements. $\overline{\mathrm{AB}}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ | 2M <br> Each theorem 1M |
| :---: | :---: | :---: |
| 5) Ans. | State any four Boolean laws. | 2M <br> Any <br> four <br> laws <br> $1 / 2 M$ <br> each |
| 6) | Solve the following: <br> i) $(110101)_{2}+(101101)_{2}$ <br> ii) $(1010)_{2}-(1000)_{2}$ using 1 's complement method. | 2M |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 2018 EXAMINATION
MODEL ANSWER
Subject: Digital Techniques $\quad$ Subject Code: 17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code: 17333

| Ans. |  | Correct diagram $2 M$ |
| :---: | :---: | :---: |
| 8) Ans. | Define any two specifications of ADC. <br> 1. Resolution: The voltage input change necessary for a one-bit change in the output is called the resolution. It can also be expressed as a percentage. The resolution in terms of voltage is the full-scale input voltage divided by the total number of bits. $\% \text { Resolution }=\frac{V_{\mathrm{FS}}}{2^{\mathrm{n}}-1} \times 100$ <br> 2. Accuracy: The accuracy of the $A / D$ converter depends upon the accuracy of its circuit components. The relative accuracy of an A/D converter is the maximum deviation of the digital output from the ideal linear line. <br> 3. Conversion time: The conversion time is the time required for conversion from an analog input voltage to the stable digital output. This conversion time is also called as speed. <br> 4. Linearity: Linearity is conventionally equal to the deviation of the performance of the converter from a best straight line. <br> 5. Differential Linearity: The differential linearity is defined as the maximum amount of voltage change necessary to cause the digital output to change one bit minus the ideal voltage change necessary to change one bit. | 2M <br> Any two specifica tions 1M each |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333

|  |  | 6. Monotoxicity: In response to a continuously increasing input signal, the output of an A/D converter should not at any point decrease or skip one or more codes. This is called the monotoxicity of the A/D converter. <br> 7. Analog Input voltage: This is the maximum allowable input voltage range. <br> 8. Format of Digital output: An A/D converter can be made for any standard digital code. <br> 9. Quantization error: The approximation process is known as quantization. The error due to the quantization process is known as quantization error. |  |
| :---: | :---: | :---: | :---: |
| 1. | $\begin{gathered} \text { B) } \\ \text { a) } \\ \text { Ans. } \end{gathered}$ | Attempt any two: <br> Design OR and AND gate using NOR gate only. <br> OR gate using NOR gate: <br> Expression for OR gate is $\mathrm{Y}=\mathrm{A}+\mathrm{B}=\overline{\overline{\mathrm{A}+\mathrm{B}}}$ <br> AND gate using NOR gate: <br> Expression for AND gate is $\mathrm{Y}=\mathrm{AB}=\overline{\overline{\mathrm{AB}}}($ as $\overline{\overline{\mathrm{A}}}=\mathrm{A})$ <br> Applying De Morgan's second theorem, $Y=\overline{\bar{A}+\bar{B}}$, we can implement using NOR gates at this stage. | 8 4M <br> OR gate using NOR gate 2M <br> AND <br> gate <br> using <br> NOR <br> gate 2M |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 2018 EXAMINATION
MODEL ANSWER
Subject: Digital Techniques $\quad$ Subject Code: 17333

\begin{tabular}{|c|c|c|}
\hline b)

Ans. \& | Perform BCD addition: |
| :--- |
| i) $(\mathbf{2 6 4})_{10}+(668)_{10}$ |
| ii) $(454)_{10}+(379)_{10}$ |
| i) $(\mathbf{2 6 4})_{10}+(\mathbf{6 6 8})_{10}$ |
| ii) $(\mathbf{4 5 4})_{10}+(\mathbf{3 7 9})_{10}$ | \& Each addition 2M <br>

\hline
\end{tabular}

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333

|  | c) <br> Ans. | Compare TTL and CMOS Logic family on the basis of propagation delay, power dissipation, Fan out and components used. | 4M <br> Each compari son 1M |
| :---: | :---: | :---: | :---: |
| 2. | a) <br> Ans. | Attempt any four: <br> Draw EX-OR gate using NAND gate only. Also write O/P of each gate. | 16 <br> 4M <br> Diagram <br> 2M <br> Output 2M |
|  | b) <br> Ans. | Given $\mathbf{Y}=\mathbf{A} \overline{\mathbf{B}}+\overline{\mathbf{B C}}+\overline{\mathbf{A}} \mathbf{C}$. <br> Implement the logical expression using gates. | 4M <br> Correct impleme ntation 4M |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 2018 EXAMINATION
MODEL ANSWER
Subject: Digital Techniques $\quad$ Subject Code: 17333

| $\begin{gathered} \text { c) } \\ \text { Ans. } \end{gathered}$ | Perform 2's complement subtraction (59) $\mathbf{1 0}_{10}-(62)_{10}$. <br> Step 3 <br> No carry. Answer is -ve. Take $2 s$ compliment of Result <br> Step 4 <br> Answer is $(000011)_{2}=1 \times 2^{0}+1 \times 2^{1}+0+0+0$ $=1+2$ $=3$ <br> Answer is -ve $(59)_{10}-(62)_{10}=(-3)_{10}$ |  |
| :---: | :---: | :---: |

WINTER - 2018 EXAMINATION
MODEL ANSWER
Subject: Digital Techniques $\quad$ Subject Code: 17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 2018 EXAMINATION
MODEL ANSWER
Subject: Digital Techniques $\quad$ Subject Code: 17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 2018 EXAMINATION
MODEL ANSWER



## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333


# WINTER - 2018 EXAMINATION <br> MODEL ANSWER 

Subject: Digital Techniques $\quad$ Subject Code: 17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code
17333

|  | 4. Negative Edge Triggering: When a flip flop is required to respond during the HIGH to LOW transition state, a NEGATIVE edge triggering method is used. It is mainly identified from the clock input lead along with a low-state indicator and a triangle. <br> Negative Edge Triggering |  |
| :---: | :---: | :---: |
| f) <br> Ans. | Explain working of PIPO with neat logic diagram and timing diagram. <br> Logic Diagram: <br> Explanation: <br> 1. 4- bit binary input i.e. B0, B1, B2, B3 is applied to the data inputs D0, D1, D2, D3 respectively of the four flip flops. <br> 2. As soon as the clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously. <br> 3.The loaded bits will appear simultaneously to the output side. Only one clock pulse is needed to load all bits hence PIPO mode is the fastest mode of operation. | Logic diagram 2M <br> Explana tion 1M |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code: 17333

\begin{tabular}{|c|c|c|c|}
\hline \& \& Timing Diagram: \& Timing diagram 1M \\
\hline 4 \& \begin{tabular}{l}
a) \\
Ans.
\end{tabular} \& \begin{tabular}{l}
Attempt any four: \\
Draw 4-bit SISO shift register using D-F/F and explain its working with timing diagram. \\
Diagram: \\
Description-As shown a 4 bit SISO shift register consists of 4 D flipflop, data is fed from first flip-flop and on application of clock pulses the data is shifted from first flip-flop to the last flip-flop, working as serial in and serial out shift register. \\
Let the data be -1101 .
\end{tabular} \& 16
4 M

Logic
Diagram
$2 M$ <br>
\hline
\end{tabular}

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333


# WINTER - 2018 EXAMINATION <br> MODEL ANSWER 

Subject: Digital Techniques
Subject Code
17333

|  | Explanation: <br> DAC= Digital to Analog converter <br> EOC= End of conversion <br> SAR =Successive approximation register <br> S/H= Sample and hold circuit <br> Vin= input voltage <br> Vref= reference voltage <br> The successive approximation Analog to Digital converter circuit <br> typically consisting of four sub circuits- |
| :---: | :--- | :--- |
|  | Explana <br> 1. A sample and hold circuit to acquire the input voltage Vin. <br> 2. An analog voltage comparator that compares Vin to the output of <br> internal DAC and outputs the result of comparison to successive <br> approximation register(SAR). <br> 3. SAR sub circuits designed to supply an approximate digital code of <br> Vin to the internal DAC. <br> 4. An internal reference DAC that supplies the comparator with an <br> analog voltage equivalent of digital code output of SAR for <br> comparison with Vin. <br> The successive approximation register is initialized so that most |
| significant bit (MSB) is equal to digital 1. This code is fed into DAC |  |
| which the supplies the analog equivalent of this digital code Vref/2 |  |
| into the comparator circuit for the comparison with sampled input |  |
| voltage. If this analog voltage exceeds Vin the comparator causes the |  |
| SAR to reset the bit, otherwise a bit is left as 1. Then the next bit is |  |
| set to 1 and the same test is done continuing this binary search until |  |
| every bit in the SAR has been tested. The resulting code is the digital |  |
| approximation of the sampled input voltage and is finally output by |  |
| DAC at end of the conversion (EOC). |  |$\quad$| c) |
| :--- |
| Describe working of RS Flip Flop using NAND gates only. <br> Note: Short explanation of truth table shall be considered |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER



| Ans. | Clocked S - R Flip-flop (Positive edge triggered) <br> This circuit will operate as an SR flip-flop only for the positive clock edge but there is no change in output if clock $=0$ or even for the negative going clock edge. <br> Operation : <br> Case I: $\mathbf{S}=\mathbf{X}, \mathbf{R}=\mathbf{X}$, clock $=\mathbf{0}$ <br> - Since clock $=0$, the outputs of NAND gates 3 and 4 will be forced to be 1 irrespective of the values of S and R . That means $\mathrm{R}{ }^{\prime}=\mathrm{S}^{\prime}=$ 1. These are the inputs of the SR latch. <br> - Hence the outputs of basic SR/F/F i.e. Q and Q will not change. Thus if clock $=0$, then there is no change in the output of the clocked SR flip-flop. <br> Case II : S = X, R=X, clock = 1 (High level) <br> - As this flip flop does respond not respond to levels applied at the clock input, the outputs Q and Q will not change. So, $\mathrm{Q} \mathrm{n}+1=\mathrm{Qn}$ <br> Case III : $\mathrm{S}=\mathrm{R}=0$ : No change <br> - If $S=R=0$ then outputs of NAND gate 3 and 4 are forced to become 1 . <br> - Hence $R^{\prime}$ and $S^{\prime}$ both will be equal to 1 . Since $R^{\prime}$ and $S^{\prime}$ are the inputs of the basic $S-R$ flip-flop using NAND gates. There will be no change in the state of outputs. <br> Case IV : $S=1, R=0$, clock $=\uparrow$ <br> - Now $S=0, R=1$ and a positive going edge is applied to the clock input. | Diagram 2M <br> Explana tion 2M |
| :---: | :---: | :---: |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

- Output of NAND 3 i.e. $R^{\prime}=0$ and output of NAND 4 i.e. $S^{\prime}=1$.
- Hence output of SR flip-flop is $\mathrm{Q} \mathrm{n}+1=$ and $\mathrm{Q} \mathrm{n}+1=0$.
- This is the reset condition.

Case V : S =1, R = 0, clock $=\uparrow$

- Now $S=0, R=1$ and a positive edge is applied to the clock input.
- Since $S=0$, output of NAND - 3 i.e. $R^{\prime}=1$. And as $R^{\prime}=1$ and clock $=1$ the output of NAND-4 i.e. $S^{\prime}=0$. Hence this is the reset condition.


## Case VI : $S=1, R=1$, clock $\boldsymbol{\varphi}$

- As $S=1, R=1$ and clock $=1$, the outputs of NAND gates 3 and 4 both are 0 i.e. $\mathrm{S}^{\prime}=\mathrm{R}^{\prime}=0$.
- Hence the "Race Around" condition will occur in the basic SR flip-flop.
- The symbol of positive edge triggered SR flip flop is as shown in figure and the truth table is also shown in figure.

- Note that for clock input to be at negative or positive levels as the edge triggered flip flop does not respond. Similarly it does not respond to the negative edge of the clock.


# WINTER - 2018 EXAMINATION <br> MODEL ANSWER 

Subject: Digital Techniques
Subject Code:
17333

|  | 1. The flip-flop will respond only to the positive edge of clock. <br> 2.With positive edge of the clock, the SR flip flop behaves in the following way : |  |
| :---: | :---: | :---: |
| d) <br> Ans. | Explain the techniques used in elimination of Race-around condition. <br> Race-around condition is eliminated by: <br> 1. Design the clock (enable)with time less than toggling time (but this method is not economical) <br> 2. Use edge triggering. <br> 3. Use Master slave JK flip-flop <br> Use edge triggering: <br> If the Clock On or High time is less than the propagation delay of the flip flop then racing can be avoided. This is done by using edge triggering rather than level triggering. <br> Use Master slave JK flip-flop: <br> A master slave JK flip flops is a cascade of two JK flip-flops, with feedback from the output of the second to the inputs of the first. Direct clock pulses are applied to the first flip flop and clock pulses are inverted before these are applied to the second flip flop. <br> At the same time, the second flip-flop is inhibited. Whenclk=0, the second flip flop is enabled and the first flip-flop is inhibited. Therefore the outputs Q and $\overline{\mathrm{Q}}$ follow the output $\mathrm{Qmand} \overline{\mathrm{Q}}_{\mathrm{m}}$. <br> Since the second flip flop simply follows the first one, it is referred to as the slave and the first one as the master. Hence the configuration is referred as master-slave (M-S) flip flop. | $\mathbf{4 M}$ <br> Each conditio n 2M |

## WINTER - 2018 EXAMINATION

## MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333

\begin{tabular}{|c|c|c|c|}
\hline \& \[
\begin{gathered}
\text { f) } \\
\text { Ans. }
\end{gathered}
\] \& \begin{tabular}{l}
What is the need of data converters? List specifications of DAC. Need of data converters: \\
It is often necessary that before processing the analog data, by a digital system, it should be changed to digital form as noise may get added hence difficult to process, store or transmit. Similarly, after processing the data, it may be desirable that the final result obtained in digital form be converted back to the analog form therefore data converters are needed. \\
Specifications of DAC: \\
Following are the specifications of DAC \\
1. Resolution \\
2. Linearity \\
3. Accuracy \\
4. Settling Time \\
5. Temperature Sensitivity \\
6. Long term drift \\
7. Supply Rejection \\
8. Speed
\end{tabular} \& \begin{tabular}{l}
4M \\
Need \\
2M \\
Any \\
four specifica tions 1/2 M each
\end{tabular} \\
\hline 5. \& a)

Ans \& \begin{tabular}{l}
Attempt any four: <br>
Convert the following: <br>
i) $(366.54)_{8} \rightarrow(?)_{10}$ and <br>
ii) $(2015.32)_{10} \rightarrow(?)_{16}$
$$
\begin{aligned}
& \text { i) }(366.54)_{8}=()_{10} \\
& 366 \cdot 54 \\
& =3 \times 8^{2}+6 \times 8^{1}+6 \times 8^{\circ} \cdot 5 \times 8^{-1}+4 \times 88^{-2} \\
& =192+48+6 \cdot(0.625+0.0625) \\
& =\quad 246.06875 \\
& \therefore(366.54)_{8}=(246.06875)_{10}
\end{aligned}
$$ <br>
2) $(2015.32)_{0}=()_{16}$ <br>
(b)

 \& 

16 <br>
4M <br>
Each <br>
Conversi on 2M
\end{tabular} <br>

\hline
\end{tabular}

# WINTER - 2018 EXAMINATION <br> MODEL ANSWER 

Subject: Digital Techniques
Subject Code:
17333

| b) Ans. | Draw the block diagram of sequential logic and state the importance of clock signal in it. <br> Sequential circuit <br> Clock: A clock signal is a particular type of signal that oscillates between a high and a low state and is utilized to co-ordinate actions of the sequential circuits. It is produced by clock generator. The time required to complete one cycle is called as "clock period" or "clock cycle". <br> Importance: <br> - Most integrated circuits (ICs) of sufficient complexity use a clock signal in order to synchronize different parts of the circuit, cycling at a rate slower than the worst-case internal propagation delays. <br> - In some cases, more than one clock cycle is required to perform a predictable action. <br> - A clock signal might also be gated, that is, combined with a controlling signal that enables or disables the clock signal for a certain part of a circuit. This technique is often used to save power by effectively shutting down portions of a digital circuit when they are not in use, but comes at a cost of increased complexity in timing analysis. <br> - It is also used to open and close digital paths, allow or stop a process and in general provide timing for the circuit. | 4 M Diagram 2M <br> Importa <br> nce 2M |
| :---: | :---: | :---: |

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333

| c) <br> Ans. | Simplify the following and realize it. $\begin{aligned} & \mathbf{Y}=\mathbf{A}+\overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}+\overline{\mathbf{A}} \overline{\bar{B} \mathbf{C}}+\mathbf{A B C}+\overline{\mathbf{A B}} \\ & Y=A+\bar{A} \bar{B} C+\bar{A} \bar{B} \bar{C}+A B C+\bar{A} \bar{B} \\ & Y=A+\bar{B} C+\bar{A} \bar{B}+A B C \\ & Y=A+\bar{B}+C(\bar{B}+A B) \\ & Y=A+\bar{B}+C(\bar{B}+A) \\ & Y=A+\bar{B}+\bar{B} C+A C \\ & Y=A(1+C)+\bar{B}(1+C) \\ & Y=A+\bar{B} \end{aligned}$  | Simplify 3M <br> Realize 1M |
| :---: | :---: | :---: |
| d) <br> Ans. | Draw the circuit of ring counter and describe with timing diagram. <br> The output of FF-3 is connected back to FF-0 input. This is a special type of shift register. Initially a low clear pulse is applied to all flipflops. Hence all flip-flops except FF-0 are cleared but FF-0 is preset hence the corresponding outputs are Q3- Q0 $=0001$. | 4M <br> Circuit <br> Diagram 2M |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333

|  | The waveforms of Ring Counter are as shown: | Timing <br> Diagram <br> 2M |
| :---: | :---: | :---: |
| e) <br> Ans. | Describe block diagram of digital comparator and write truth table of 2-bit comparator. <br> A magnitude digital comparator is a combinational circuit that compares two digital or binary numbers (consider A and B) and determines their relative magnitudes in order to find out whether one number is equal, less than or greater than the other digital number. <br> Three binary variables are used to indicate the outcome of the comparison as $\mathrm{A}>\mathrm{B}, \mathrm{A}<\mathrm{B}$, or $\mathrm{A}=\mathrm{B}$. The below figure shows the block diagram of a $n$-bit comparator which compares the two numbers of $n$ bit length and generates their relation between themselves. | 4M <br> Block Diagram 2M |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333

| Ans. | Applications of Multiplexer IC's: <br> 1. It is used as a data selector to select one out of many data inputs. <br> 2. It is used for simplification of logic design. <br> 3. In the data acquisition system. <br> 4. In designing the combinational circuit. <br> 5. In the DAC. <br> 6. To minimize the number of connections. | Any four applicati on $1 / 2$ M each <br> Impleme ntation 4M |
| :---: | :---: | :---: |
| b) Ans. | i) List two applications of flip flops. <br> 1. It can be used as memory element. <br> 2. It can be used to eliminate key debounce. <br> 3. It is used as a basic building block in sequential circuits such as counters and registers. <br> 4. It can be used as delay element. | 2M <br> Any two applicati ons 1M each |

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333


## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques
Subject Code:
17333

| $\begin{gathered} \text { c) } \\ \text { Ans. } \end{gathered}$ | i) List any four specifications of DAC. Following are the specifications of DAC <br> 1. Resolution <br> 2. Linearity <br> 3. Accuracy <br> 4. Settling Time <br> 5. Temperature Sensitivity | 2M <br> Any <br> four specifica tions $1 / 2 M$ each |
| :---: | :---: | :---: |
| c) <br> Ans. | ii) Draw neat block diagram of RAMP ADC and explain its working. <br> This method of A/D conversion uses a binary counter, to count a continuous train of pulses. The pulses are produced from a clock. They pass through a gate, which is normally closed. It opens only when a start signal is applied to initiate a linear ramp. The gate remains open till the linear ramp voltage reaches a value equal to the input voltage to be measured. The counter thus records a number of clock pulses which is proportional to the input voltage. This method is also called counter method. <br> The fig. shows a schematic diagram of a staircase ramp or counter type A/D converter. This method uses a clock source, a counter and a D/A converter. | 6M <br> Block diagram 3M <br> Working 3M |

# WINTER - 2018 EXAMINATION <br> MODEL ANSWER 

Subject: Digital Techniques
Subject Code:
17333

An analog input is applied to one input of an OP AMP which is used as a voltage comparator. A start or convert pulse is applied to the set input of the flip-flop through a monostable multivibrator (i.e. control logic) and also to the reset input of the binary counter. This pulse resets the binary counter and makes it ready for counting. As the counter resets, output of the D/A converter reduces to zero and thus with positive analog input to the voltage comparator, the output of the comparator goes low, which makes $\mathrm{R}=0$. The start pulse also triggers the monostable multivibrator, which introduces the desired delay in the action of the other circuits. Thus the output of the monostable multivibrator goes high. This makes $\mathrm{S}=1$, while R was already made 0 .

The RS flip-flop sets and the Y output goes high. The AND gate is enabled \& the counter starts the counting the clock pulses. The output of the counter is fed to n D/A converter which produces an analog output in response to the digital signal as its input. This binary output starts increasing continuously with time. The output of the D/A converter also starts increasing in steps. The analog output is a staircase signal as shown in fig.


This D/A output is fed to the reference voltage for the comparator. The staircase signal (i.e. digital output) is compared by the comparator with the analog voltage. So long as the input signal, Vs is greater than the digital output the gate remains enabled and clock pulses are counted by the counter, thus continuously raising the digital output. But as soon as the staircase digital output exceeds the given analog input, the output of the comparator changes from a low to a high level. This makes $\mathrm{R}=1$, while S is at 0 . Thus, the flip-flop resets and Y output goes low. Hence the AND gate is disabled and no clock pulses can now reach the counter. This stops the counting and the binary output of the counter represents the final digital output.
(ISO/IEC - 27001-2005 Certified)

## WINTER - 2018 EXAMINATION <br> MODEL ANSWER

Subject: Digital Techniques $\quad$ Subject Code: 17333

The staircase ramp or counter method is simple and least expensive. It is faster as compared to dual slope method. It needs longer time for conversion because of the following of the reasons
(a) The counter starts after it is reset to zero,
(b) The rate of clock pulses also decides the conversion time, and
(c) Conversion time is different for analog voltages of different magnitudes.

