



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code:** 17333

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

| Q. No | Sub Q.N.         | Answer  | Marking Scheme  |
|-------|------------------|---|---|
| 1.    | A)<br>1)<br>Ans. | <p><b>Attempt any six:</b></p> <p><b>What is Positive logic and Negative logic in digital system?</b></p> <p><b>Positive Logic:</b> A logic 1 level represents a more positive of the two voltage levels while the least positive of the two voltage levels represents a logic 0 level.<br/>Example, If +5 V represents a logic 1 level<br/>And 0 V represents a logic 0 level<br/>Logic 1 = +5V<br/>Logic 0 = 0V<br/>Or if logic 1 = +5V, logic 0 = +2V</p> <p><b>Negative Logic:</b> A logic 1 level represents a most negative of the two voltage levels while the least negative of the two voltage levels represents a logic 0 level.<br/>Example, If 0V represents a logic 1 level<br/>And +5V represents a logic 0 level<br/>Logic 1 = 0V<br/>Logic 0 = +5V<br/>Or if logic 1 = +2V, logic 0 = +5V</p> | <p><b>12</b><br/><b>2M</b></p> <p><i>Each term 1M</i></p> |





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

| 2)<br>Ans.  | <p><b>Define: i) Propagation delay ii) Noise margin.</b></p> <p><b>i) Propagation delay:</b> Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.</p> <p><b>ii) Noise Margin:</b> Noise immunity is defined as the ability of a logic circuit to tolerate the noise without causing any unwanted changes in the output. A quantitative measure of noise immunity is called as 'noise margin'.</p>  | 2M<br><i>Each definition 1M</i> |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
|-------------|--|---------------------------------|--|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|-------------|--|--|-------|--|--------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
| 3)<br>Ans.  | <p><b>Draw the symbol and T.T. of i) EX-OR ii) NAND gate.</b></p> <p><b>i) EX-OR</b><br/><b>Symbol</b></p>  <p><b>Truth Table</b><br/>Truth Table for two input EX-OR gate. A logical gate whose output is one when odd number of inputs are one, for any other condition output is low.</p> <table><tr><th colspan="2">Inputs</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> <p><b>ii) NAND gate:</b><br/><b>Symbol</b></p>  <p><b>Truth Table</b></p> <table><tr><th colspan="3">Truth table</th></tr><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> | Inputs                          |  | Output | A | B | Y | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | Truth table |  |  | Input |  | Output | A | B | Y | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 2M<br><i>Each symbol with truth table 1M</i> |
| Inputs      |  | Output                          |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| A           | B  | Y                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 0           | 0  | 0                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1           | 0  | 1                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 0           | 1  | 1                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1           | 1  | 0                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| Truth table |  |                                 |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| Input       |  | Output                          |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| A           | B  | Y                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 0           | 0  | 1                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 0           | 1  | 1                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1           | 0  | 1                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1           | 1  | 0                               |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |             |  |  |       |  |        |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |




**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

| <b>4)</b><br><b>Ans.</b> | <p><b>State De-Morgan's theorem.</b></p> <p><b>Theorem1:</b> It state that the, complement of a sum is equal to product of its complements</p> $\overline{A + B} = \bar{A} \cdot \bar{B}$ <p><b>Theorem2:</b> It states that, the complement of a product is equal to sum of the complements.</p> $\overline{AB} = \bar{A} + \bar{B}$  | <b>2M</b><br><i>Each theorem 1M</i> |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|--------------------------|--|-------------------------------------|---------|-------------|------------------|-----------------|---|-------------------------|---|------------------|-----------------------------|---|-----------------|---|------------------|----------------------|---|----------|-----------------|---|-----------------|---|-----------------|---|-----------------------|---|---------|-------------|----|-------------|----|-------------|----|-------------------|----|----------------------|---------------------|----|-----------------|----------------|----|--------------|----|------------|------------------------|----|---------------------------|----|---------------------|---------------------------|----|---------------------------|----|-------------------------------------|----|--|
| <b>5)</b><br><b>Ans.</b> | <p><b>State any four Boolean laws.</b></p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th></th><th style="text-align: center;">Theorem</th><th style="text-align: center;">Theorem No.</th></tr> </thead> <tbody> <tr> <td rowspan="2">Commutative Laws</td><td><math>A + B = B + A</math></td><td style="text-align: center;">1</td></tr> <tr> <td><math>A \cdot B = B \cdot A</math></td><td style="text-align: center;">2</td></tr> <tr> <td rowspan="2">Associative Laws</td><td><math>A + (B + C) = (A + B) + C</math></td><td style="text-align: center;">3</td></tr> <tr> <td><math>A(BC) = (AB)C</math></td><td style="text-align: center;">4</td></tr> <tr> <td>Distributive Law</td><td><math>A(B + C) = AB + AC</math></td><td style="text-align: center;">5</td></tr> <tr> <td rowspan="4">AND Laws</td><td><math>A \cdot 1 = A</math></td><td style="text-align: center;">6</td></tr> <tr> <td><math>A \cdot A = A</math></td><td style="text-align: center;">7</td></tr> <tr> <td><math>A \cdot 0 = 0</math></td><td style="text-align: center;">8</td></tr> <tr> <td><math>A \cdot \bar{A} = 0</math></td><td style="text-align: center;">9</td></tr> <tr> <td rowspan="4">OR Laws</td><td><math>A + 0 = A</math></td><td style="text-align: center;">10</td></tr> <tr> <td><math>A + A = A</math></td><td style="text-align: center;">11</td></tr> <tr> <td><math>A + 1 = 1</math></td><td style="text-align: center;">12</td></tr> <tr> <td><math>A + \bar{A} = 1</math></td><td style="text-align: center;">13</td></tr> <tr> <td>Double Inversion Law</td><td><math>\bar{\bar{A}} = A</math></td><td style="text-align: center;">14</td></tr> <tr> <td rowspan="2">Absorption Laws</td><td><math>A(A + B) = A</math></td><td style="text-align: center;">15</td></tr> <tr> <td><math>A + AB = A</math></td><td style="text-align: center;">16</td></tr> <tr> <td rowspan="2">Other Laws</td><td><math>A + \bar{A}B = A + B</math></td><td style="text-align: center;">17</td></tr> <tr> <td><math>(A + B)(A + C) = A + BC</math></td><td style="text-align: center;">18</td></tr> <tr> <td rowspan="3">De Morgan's Theorem</td><td><math>AB + \bar{A}\bar{B} = A</math></td><td style="text-align: center;">19</td></tr> <tr> <td><math>AB + \bar{A}\bar{B} = A</math></td><td style="text-align: center;">20</td></tr> <tr> <td><math>\overline{AB} = \bar{A} + \bar{B}</math></td><td style="text-align: center;">21</td></tr> </tbody> </table> |                                     | Theorem | Theorem No. | Commutative Laws | $A + B = B + A$ | 1 | $A \cdot B = B \cdot A$ | 2 | Associative Laws | $A + (B + C) = (A + B) + C$ | 3 | $A(BC) = (AB)C$ | 4 | Distributive Law | $A(B + C) = AB + AC$ | 5 | AND Laws | $A \cdot 1 = A$ | 6 | $A \cdot A = A$ | 7 | $A \cdot 0 = 0$ | 8 | $A \cdot \bar{A} = 0$ | 9 | OR Laws | $A + 0 = A$ | 10 | $A + A = A$ | 11 | $A + 1 = 1$ | 12 | $A + \bar{A} = 1$ | 13 | Double Inversion Law | $\bar{\bar{A}} = A$ | 14 | Absorption Laws | $A(A + B) = A$ | 15 | $A + AB = A$ | 16 | Other Laws | $A + \bar{A}B = A + B$ | 17 | $(A + B)(A + C) = A + BC$ | 18 | De Morgan's Theorem | $AB + \bar{A}\bar{B} = A$ | 19 | $AB + \bar{A}\bar{B} = A$ | 20 | $\overline{AB} = \bar{A} + \bar{B}$ | 21 | <b>2M</b><br><br><i>Any four laws 1/2 M each</i> |
|                          | Theorem  | Theorem No.                         |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Commutative Laws         | $A + B = B + A$  | 1                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A \cdot B = B \cdot A$  | 2                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Associative Laws         | $A + (B + C) = (A + B) + C$  | 3                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A(BC) = (AB)C$  | 4                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Distributive Law         | $A(B + C) = AB + AC$   | 5                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| AND Laws                 | $A \cdot 1 = A$  | 6                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A \cdot A = A$  | 7                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A \cdot 0 = 0$  | 8                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A \cdot \bar{A} = 0$  | 9                                   |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| OR Laws                  | $A + 0 = A$  | 10                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A + A = A$  | 11                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A + 1 = 1$  | 12                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A + \bar{A} = 1$  | 13                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Double Inversion Law     | $\bar{\bar{A}} = A$  | 14                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Absorption Laws          | $A(A + B) = A$   | 15                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $A + AB = A$   | 16                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| Other Laws               | $A + \bar{A}B = A + B$   | 17                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $(A + B)(A + C) = A + BC$  | 18                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| De Morgan's Theorem      | $AB + \bar{A}\bar{B} = A$  | 19                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $AB + \bar{A}\bar{B} = A$  | 20                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
|                          | $\overline{AB} = \bar{A} + \bar{B}$  | 21                                  |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |
| <b>6)</b>                | <p><b>Solve the following:</b></p> <p>i) <math>(110101)_2 + (101101)_2</math></p> <p>ii) <math>(1010)_2 - (1000)_2</math> using 1's complement method.</p>   | <b>2M</b>                           |         |             |                  |                 |   |                         |   |                  |                             |   |                 |   |                  |                      |   |          |                 |   |                 |   |                 |   |                       |   |         |             |    |             |    |             |    |                   |    |                      |                     |    |                 |                |    |              |    |            |                        |    |                           |    |                     |                           |    |                           |    |                                     |    |  |



**WINTER – 2018 EXAMINATION**  
***MODEL ANSWER***

**Subject Code:** 17333

*Each  
Solution  
1M*




**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |                                  |   |   |
|--|----------------------------------|---|---|
|  | <p><b>Ans.</b></p>               |   | <p><i>Correct diagram</i><br/><b>2M</b></p>                   |
|  | <p><b>8)</b><br/><b>Ans.</b></p> | <p><b>Define any two specifications of ADC.</b></p> <p><b>1. Resolution:</b> The voltage input change necessary for a one-bit change in the output is called the resolution. It can also be expressed as a percentage. The resolution in terms of voltage is the full-scale input voltage divided by the total number of bits.</p> $\% \text{ Resolution} = \frac{V_{FS}}{2^n - 1} \times 100$ <p><b>2. Accuracy:</b> The accuracy of the A/D converter depends upon the accuracy of its circuit components. The relative accuracy of an A/D converter is the maximum deviation of the digital output from the ideal linear line.</p> <p><b>3. Conversion time:</b> The conversion time is the time required for conversion from an analog input voltage to the stable digital output. This conversion time is also called as speed.</p> <p><b>4. Linearity:</b> Linearity is conventionally equal to the deviation of the performance of the converter from a best straight line.</p> <p><b>5. Differential Linearity:</b> The differential linearity is defined as the maximum amount of voltage change necessary to cause the digital output to change one bit minus the ideal voltage change necessary to change one bit.</p> | <p><b>2M</b></p> <p><i>Any two specifications 1M each</i></p> |





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|    |  |   |  |
|----|--|---|--|
|    |  | <p><b>6. Monotonicity:</b> In response to a continuously increasing input signal, the output of an A/D converter should not at any point decrease or skip one or more codes. This is called the monotonicity of the A/D converter.</p> <p><b>7. Analog Input voltage:</b> This is the maximum allowable input voltage range.</p> <p><b>8. Format of Digital output:</b> An A/D converter can be made for any standard digital code.</p> <p><b>9. Quantization error:</b> The approximation process is known as quantization. The error due to the quantization process is known as quantization error.</p>  |  |
| 1. | <p><b>B)</b><br/><b>a)</b><br/><b>Ans.</b></p> | <p><b>Attempt any two:</b><br/><b>Design OR and AND gate using NOR gate only.</b><br/><b>OR gate using NOR gate:</b><br/>Expression for OR gate is <math>Y = A + B = \overline{\overline{A + B}}</math></p>  <p><b>AND gate using NOR gate:</b><br/>Expression for AND gate is <math>Y = AB = \overline{\overline{A} + \overline{B}}</math> (as <math>\overline{\overline{A}} = A</math>)</p> <p>Applying De Morgan's second theorem, <math>Y = \overline{\overline{A} + \overline{B}}</math>, we can implement using NOR gates at this stage.</p>  | <p><b>8</b><br/><b>4M</b></p> <p><i>OR gate using NOR gate 2M</i></p> <p><i>AND gate using NOR gate 2M</i></p> |



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

|  |  |                                   |
|--|--|-----------------------------------|
|  | <p>b) Perform BCD addition:</p> <p>i) <math>(264)_{10} + (668)_{10}</math></p> <p>ii) <math>(454)_{10} + (379)_{10}</math></p> <p>Ans. i) <math>(264)_{10} + (668)_{10}</math></p> <p>BCD addition:-</p> <p><math>(264)_{10} \rightarrow 0010 \quad 0110 \quad 0100</math></p> <p><math>(668)_{10} \rightarrow 0110 \quad 0110 \quad 1000</math></p> <p>Addition:</p> <p><math>1000 \quad 1100 \quad 1100</math> invalid BCD <math>&gt;9</math></p> <p>Add(06)<sub>10</sub></p> <p><math>1000 \quad 0110 \quad 0110</math></p> <p><math>1001 \quad 0011 \quad 0010</math></p> <p><math>\downarrow \quad \downarrow \quad \downarrow</math></p> <p>9 3 2</p> <p><math>(264)_{10} + (668)_{10} = (932)_{10}</math></p> <p>ii) <math>(454)_{10} + (379)_{10}</math></p> <p><math>(454)_{10} \rightarrow 0100 \quad 0101 \quad 0100</math></p> <p><math>(379)_{10} \rightarrow 0011 \quad 0111 \quad 1001</math></p> <p>Addition:</p> <p><math>0111 \quad 1100 \quad 1101</math> Invalid BCD <math>&gt;9</math></p> <p>Add(06)<sub>10</sub></p> <p><math>1000 \quad 0110 \quad 0110</math></p> <p><math>1000 \quad 0011 \quad 0011</math></p> <p><math>\downarrow \quad \downarrow \quad \downarrow</math></p> <p>8 3 3</p> <p><math>(454)_{10} + (379)_{10} = (833)_{10}</math></p> | <p>4M</p> <p>Each addition 2M</p> |
|--|--|-----------------------------------|







**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|                   | <div>c)</div> <div>Ans.</div>            | <div>Compare TTL and CMOS Logic family on the basis of propagation delay, power dissipation, Fan out and components used.</div> <table><thead><tr><th>Parameter</th><th>TTL</th><th>CMOS</th></tr></thead><tbody><tr><td>Propagation Delay</td><td>10 ns</td><td>70 ns</td></tr><tr><td>Power dissipation</td><td>10 mW</td><td>0.01mW</td></tr><tr><td>Fan out</td><td>10</td><td>50</td></tr><tr><td>Components Used</td><td>Fabricate Bipolar Transistor on the chip</td><td>MOS family fabricates. MOS field effect transistors (MOSFETs)</td></tr></tbody></table> | Parameter  | TTL | CMOS | Propagation Delay | 10 ns | 70 ns | Power dissipation | 10 mW | 0.01mW | Fan out | 10 | 50 | Components Used | Fabricate Bipolar Transistor on the chip | MOS family fabricates. MOS field effect transistors (MOSFETs) | <div>4M</div> <div>Each comparison 1M</div> |
|-------------------|--|---|--|-----|------|-------------------|-------|-------|-------------------|-------|--------|---------|----|----|-----------------|--|---|---|
| Parameter         | TTL                                      | CMOS  |  |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
| Propagation Delay | 10 ns                                    | 70 ns   |  |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
| Power dissipation | 10 mW                                    | 0.01mW  |  |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
| Fan out           | 10                                       | 50  |  |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
| Components Used   | Fabricate Bipolar Transistor on the chip | MOS family fabricates. MOS field effect transistors (MOSFETs)   |  |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
| 2.                | <div>a)</div> <div>Ans.</div>            | <div>Attempt any four:<br/>Draw EX-OR gate using NAND gate only. Also write O/P of each gate.</div> <div></div>   | <div>16</div> <div>4M</div> <div>Diagram 2M</div> <div>Output 2M</div> |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |
|                   | <div>b)</div> <div>Ans.</div>            | <div>Given <math>Y = A \bar{B} + \bar{B}C + \bar{A}C</math>.<br/>Implement the logical expression using gates.</div> <div></div>  | <div>4M</div> <div>Correct implementation 4M</div>                     |     |      |                   |       |       |                   |       |        |         |    |    |                 |  |   |   |





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|            |   |   |
|------------|---|---|
| c)<br>Ans. | <p><b>Perform 2's complement subtraction <math>(59)_{10} - (62)_{10}</math>.</b></p> <div style="display: flex; justify-content: space-between;"> <div style="width: 60%;"> <p><math>(59)_{10} = (111011)_2</math></p> <p><math>(62)_{10} = (111110)_2</math></p> <p style="text-align: center;">↓ ↓ ↓ ↓ ↓ ↓</p> <p>Step 1 → <math>000001</math> (1's complement of 2<sup>nd</sup> No)</p> <p style="margin-left: 100px;">+ 1</p> <p style="margin-left: 100px;">000010 (2's complement of 2<sup>nd</sup> No)</p> <p>Step 2 → <math>111011</math> (1<sup>st</sup> No)</p> <p style="margin-left: 100px;">+ 000010 (2's complement of 2<sup>nd</sup> No)</p> <p style="margin-left: 100px;">111101</p> </div> <div style="width: 35%;"> <p><math>2 \overline{) 59}</math></p> <p><math>2 \overline{) 29} - 1</math></p> <p><math>2 \overline{) 14} - 1</math></p> <p><math>2 \overline{) 7} - 0</math></p> <p><math>2 \overline{) 3} - 1</math></p> <p style="margin-left: 20px;">1 - 1</p> <p><math>2 \overline{) 62}</math></p> <p><math>2 \overline{) 31} - 0</math></p> <p><math>2 \overline{) 15} - 1</math></p> <p><math>2 \overline{) 7} - 1</math></p> <p><math>2 \overline{) 3} - 1</math></p> <p style="margin-left: 20px;">1 - 1</p> </div> </div> <p><b>Step 3</b></p> <p>No carry. Answer is -ve. Take 2's complement of Result</p> <p><math>111101 \xrightarrow{1's \text{ Complement}} 000010 +</math></p> <p style="margin-left: 100px;">1</p> <p style="margin-left: 100px;">000011 (2's complement of Result)</p> <p><b>Step 4</b></p> <p>Answer is <math>(000011)_2 = 1 \times 2^0 + 1 \times 2^1 + 0 + 0 + 0</math></p> <p style="margin-left: 150px;"><math>= 1 + 2</math></p> <p style="margin-left: 150px;"><math>= 3</math></p> <p>Answer is -ve</p> <p><math>(59)_{10} - (62)_{10} = (-3)_{10}</math></p> | <p><b>4M</b></p> <p><i>Each step 1M</i></p> |
|------------|---|---|





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

|  |                       |   |  |
|--|-----------------------|---|--|
|  | <p>d)</p> <p>Ans.</p> | <p>Simplify the following equation using K-map and realize it using logic gates.</p> $Y = \sum m(0, 1, 2, 3, 8, 10) + \sum d(5, 7).$  $Y = \bar{A}D + \bar{B}\bar{D}$  $Y = \bar{A}D + \bar{B}\bar{D}$ | <p>4M</p> <p>Simplify<br/>2M</p> <p>Realize<br/>2M</p> |
|--|-----------------------|---|--|





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

| <p>e)</p> <p>Ans.</p>     | <p><b>Draw block diagram of Decimal to BCD encoder and write its truth table.</b></p> <p><b>Block diagram</b></p> <div></div> <p><b>Truth Table</b></p> <div><table><tr><th colspan="9">Active-low decimal inputs</th><th colspan="4">Active-low BCD outputs</th></tr><tr><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>D</th><th>C</th><th>B</th><th>A</th></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>x</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table></div> | Active-low decimal inputs |   |   |   |   |   |   |                        |   | Active-low BCD outputs |   |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | D | C | B | A | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | x | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | x | x | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | x | x | x | x | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | x | x | x | x | x | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | x | x | x | x | x | x | 0 | 1 | 1 | 1 | 0 | 0 | 0 | x | x | x | x | x | x | x | 0 | 1 | 0 | 1 | 1 | 1 | x | x | x | x | x | x | x | x | 0 | 0 | 1 | 1 | 0 | <p><b>4M</b></p> <p><i>Diagram</i><br/><b>2M</b></p> <p><i>Truth Table</i><br/><b>2M</b></p> |
|---------------------------|---|---------------------------|---|---|---|---|---|---|------------------------|---|------------------------|---|--|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|--|
| Active-low decimal inputs |   |                           |   |   |   |   |   |   | Active-low BCD outputs |   |                        |   |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1                         | 2   | 3                         | 4 | 5 | 6 | 7 | 8 | 9 | D                      | C | B                      | A |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 1                         | 1   | 1                         | 1 | 1 | 1 | 1 | 1 | 1 | 1                      | 1 | 1                      | 1 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| 0                         | 1   | 1                         | 1 | 1 | 1 | 1 | 1 | 1 | 1                      | 1 | 1                      | 0 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | 0   | 1                         | 1 | 1 | 1 | 1 | 1 | 1 | 1                      | 1 | 0                      | 1 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | 0                         | 1 | 1 | 1 | 1 | 1 | 1 | 1                      | 1 | 0                      | 0 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | 0 | 1 | 1 | 1 | 1 | 1 | 1                      | 0 | 1                      | 1 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | x | 0 | 1 | 1 | 1 | 1 | 1                      | 0 | 1                      | 0 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | x | x | 0 | 1 | 1 | 1 | 1                      | 0 | 0                      | 1 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | x | x | x | 0 | 1 | 1 | 1                      | 0 | 0                      | 0 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | x | x | x | x | 0 | 1 | 0                      | 1 | 1                      | 1 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| x                         | x   | x                         | x | x | x | x | x | 0 | 0                      | 1 | 1                      | 0 |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |
| <p>f)</p> <p>Ans.</p>     | <p><b>Design Half adder using K-map and basic gates.</b></p> <p><b>Half adder:</b> A logic circuit for the addition of two one-bit numbers is referred to as a half-adder. The addition process a reproduced in truth table form in Table. Here, A and B are the two inputs and S(SUM) and C (CARRY) are the two outputs</p> <p>Table: Truth table of a half-adder</p>  | <p><b>4M</b></p>          |   |   |   |   |   |   |                        |   |                        |   |  |  |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |  |




**Subject: Digital Techniques**

**Subject Code:** 17333

**Using  
K-map  
2M**


K-map for Carry.



$$Y = AB$$

carry ..

$$Y = A \oplus B.$$



**a)**

**16**  
**4M**

$$\mathbf{Y} = \overline{(\mathbf{A}\bar{\mathbf{B}} + \bar{\mathbf{A}}\mathbf{B})} \ (\mathbf{A}\mathbf{B} + \bar{\mathbf{A}}\bar{\mathbf{B}})$$



**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |             |   |           |
|--|-------------|---|-----------|
|  | <b>Ans.</b> | $Y = \overline{(AB + \overline{A}\overline{B})} (AB + \overline{A}\overline{B})$ <p><u>Solution:-</u> using Demorgan's theorem, <math>\overline{AB} = \overline{A} + \overline{B}</math></p> $Y = \overline{(AB + \overline{A}\overline{B})} + (AB + \overline{A}\overline{B}) \dots\dots\dots (1m)$ $= [\overline{AB} \cdot \overline{\overline{A}\overline{B}}] + [\overline{AB} \cdot \overline{\overline{A}\overline{B}}]$ $(\because \overline{\overline{A} + \overline{B}} = \overline{\overline{A}\overline{B}})$ $= [(\overline{A} + \overline{B}) \cdot (\overline{\overline{A} + \overline{B}})] + [(\overline{A} + \overline{B}) \cdot (\overline{\overline{A} + \overline{B}})] \dots\dots\dots (1m)$ $= [(\overline{A} + \overline{B}) (A + B)] + [(\overline{A} + \overline{B}) (A + B)]$ $(\because \overline{\overline{A}} = A = \overline{\overline{B}} = B)$ $= [A\overline{A} + \overline{A}B + AB + B\overline{B}] + [\overline{A}A + \overline{A}\overline{B} + A\overline{B} + \overline{B}\overline{B}]$ $= 0 + \overline{A}B + AB + B + 0 + \overline{A}\overline{B} + A\overline{B} + \overline{B} \dots\dots\dots (1m)$ $\left\{ \begin{array}{l} A\overline{A} = 0 \\ B\overline{B} = 0 \\ \overline{B}\overline{B} = \overline{B} \end{array} \right.$ $Y = B(\overline{A} + A + 1) + \overline{B}(\overline{A} + A + 1)$ $= B + \overline{B} \quad (\because 1 + A + \overline{A} = 1) \dots\dots\dots (1m)$ <div style="border: 1px solid black; padding: 5px; display: inline-block;"> <math>Y = 1</math> </div> <p>Since the output is equal to 1 the input line can be directly connected to logic 1 line.</p> |           |
|  | <b>b)</b>   | <p><b>Draw the logical block diagram of 4:1 mux and describe its working. Give the expression for the o/p and draw the circuit diagram using gates.</b></p>   | <b>4M</b> |





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|             |   |   |
|-------------|---|---|
| <b>Ans.</b> | <p><b>Logical Block Diagram</b></p>  <p><b>Working:</b><br/>If <math>S_1S_0=00</math>, the data bit <math>D_0</math> will be selected and routed to the output. Similarly if,<br/> <math>S_1S_0=01</math>, the data bit <math>D_1</math> will be selected and routed to the output<br/> <math>S_1S_0=10</math>, the data bit <math>D_2</math> will be selected and routed to the output<br/> <math>S_1S_0=11</math>, the data bit <math>D_3</math> will be selected and routed to the output<br/> i.e. Output will be high when the selected input <math>D_0</math> &amp; <math>D_1</math> is 1. Hence the logical expression for output is in SOP form.</p> <p><b>Output Expression</b></p> $Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$ <p><b>Circuit Diagram Using Gates</b></p>  | <p><i>Logical block diagram<br/>1M</i></p> <p><i>Working<br/>1M</i></p> <p><i>Output expression<br/>1M</i></p> <p><i>Circuit diagram using gates<br/>1M</i></p> |
|-------------|---|---|




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

|            | <p>c)</p> <p><b>Draw the block diagram of BCD to seven segment decoder/driver using IC 7447. Also draw its Truth Table.</b></p> <p><i>Note: Any one type of display shall be considered</i></p> <p>Ans.</p> <ol style="list-style-type: none"><li>1. BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.</li><li>2. In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.</li><li>3. A standard 7 segment LED display generally has 8 input connections, one from each LED segment &amp; one that acts as a common terminal or connection for all the internal segments</li><li>4. Therefore there are 2 types of display<ol style="list-style-type: none"><li>1. Common Anode Display</li><li>2. Common Cathode Display</li></ol></li></ol> <p><b>Common Anode Display:</b></p>  <p>For normal functioning <math>\overline{LT}</math>, <math>\overline{BI/RBO}</math> &amp; <math>\overline{RBI}</math> should be connected to logic 1</p> <p><b>Truth Table</b></p> <p>for seven segment decoder using common anode display</p> <table><tr><th colspan="4">BCD Inputs</th><th colspan="7">7 segment coded outputs</th><th rowspan="2">Display Outputs</th></tr><tr><th>D</th><th>C</th><th>B</th><th>A</th><th><math>\overline{a}</math></th><th><math>\overline{b}</math></th><th><math>\overline{c}</math></th><th><math>\overline{d}</math></th><th><math>\overline{e}</math></th><th><math>\overline{f}</math></th><th><math>\overline{g}</math></th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table> | BCD Inputs |   |                         |                | 7 segment coded outputs |                |                |                |                |                 |  | Display Outputs | D | C | B | A | $\overline{a}$ | $\overline{b}$ | $\overline{c}$ | $\overline{d}$ | $\overline{e}$ | $\overline{f}$ | $\overline{g}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | <p>4M</p> <p>Explanation 1M</p> <p>Circuit diagram 2M</p> <p>Truth Table 1M</p> |
|------------|---|------------|---|-------------------------|----------------|-------------------------|----------------|----------------|----------------|----------------|-----------------|--|-----------------|---|---|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| BCD Inputs |   |            |   | 7 segment coded outputs |                |                         |                |                |                |                | Display Outputs |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| D          | C   | B          | A | $\overline{a}$          | $\overline{b}$ | $\overline{c}$          | $\overline{d}$ | $\overline{e}$ | $\overline{f}$ | $\overline{g}$ |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 0   | 0          | 0 | 0                       | 0              | 0                       | 0              | 0              | 0              | 1              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 0   | 0          | 1 | 1                       | 0              | 0                       | 1              | 1              | 1              | 1              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 0   | 1          | 0 | 0                       | 0              | 1                       | 0              | 0              | 1              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 0   | 1          | 1 | 0                       | 0              | 0                       | 0              | 1              | 1              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 1   | 0          | 0 | 1                       | 0              | 0                       | 1              | 1              | 0              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 1   | 0          | 1 | 0                       | 1              | 0                       | 0              | 1              | 0              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 1   | 1          | 0 | 1                       | 1              | 0                       | 0              | 0              | 0              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 0          | 1   | 1          | 1 | 0                       | 0              | 0                       | 1              | 1              | 1              | 1              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1          | 0   | 0          | 0 | 0                       | 0              | 0                       | 0              | 0              | 0              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 1          | 0   | 0          | 1 | 0                       | 0              | 0                       | 1              | 1              | 0              | 0              |                 |  |                 |   |   |   |   |                |                |                |                |                |                |                |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |






**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

**Common Cathode Display:**




**Truth Table**

| BCD inputs |   |   |   | Segment (decoded) outputs |   |   |   |   |   |   | Display output |
|------------|---|---|---|---------------------------|---|---|---|---|---|---|----------------|
| D          | C | B | A | a                         | b | c | d | e | f | g |                |
| 0          | 0 | 0 | 0 | 1                         | 1 | 1 | 1 | 1 | 1 | 0 | 0              |
| 0          | 0 | 0 | 1 | 0                         | 1 | 1 | 0 | 0 | 0 | 0 | 1              |
| 0          | 0 | 1 | 0 | 1                         | 1 | 0 | 1 | 1 | 0 | 1 | 2              |
| 0          | 0 | 1 | 1 | 1                         | 1 | 1 | 1 | 0 | 0 | 1 | 3              |
| 0          | 1 | 0 | 0 | 0                         | 1 | 1 | 0 | 0 | 1 | 1 | 4              |
| 0          | 1 | 0 | 1 | 1                         | 0 | 1 | 1 | 0 | 1 | 1 | 5              |
| 0          | 1 | 1 | 0 | 0                         | 0 | 1 | 1 | 1 | 1 | 1 | 6              |
| 0          | 1 | 1 | 1 | 1                         | 1 | 1 | 0 | 0 | 0 | 0 | 7              |
| 1          | 0 | 0 | 0 | 1                         | 1 | 1 | 1 | 1 | 1 | 1 | 8              |
| 1          | 0 | 0 | 1 | 1                         | 1 | 1 | 0 | 0 | 1 | 1 | 9              |

**d) Ans.**

**Design 1 : 8 demux using basic gates.**  
**Circuit diagram:**



**4M**




**Correct diagram**  
**4M**



WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333



|            |   |  |
|------------|---|--|
| e)<br>Ans. | <p><b>Explain different triggering methods used in Flip Flops.</b></p> <p>There are four types of pulse-triggering methods:</p> <p><b>1. Positive (High) Level Triggering:</b> When a flip flop is required to respond at its HIGH state a HIGH level triggering method is used. It is mainly identified from the straight lead from the clock input. Take a look at the symbolic representation shown below.</p> <p>Triggers on high clock level</p>  <p><b>High Level Triggering</b></p> <p><b>2. Negative (Low) Level Triggering:</b> When a flip flop is required to respond at its LOW state, a LOW level triggering method is used. It is mainly identified from the clock input lead along with a low state indicator bubble. Take a look at the symbolic representation shown below.</p> <p>Triggers on low clock level</p>  <p><b>Low Level Triggering</b></p> <p><b>3. Positive Edge Triggering:</b> When a flip flop is required to respond at a LOW to HIGH transition state, POSITIVE edge triggering method is used. It is mainly identified from the clock input lead along with a triangle. Take a look at the symbolic representation shown below.</p> <p>Triggers on this edge of the clock pulse</p>  <p><b>Positive Edge Triggering</b></p> | 4M<br><br><i>Four triggering Methods 1M each</i> |
|------------|---|--|



**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|    |                    |   |  |
|----|--------------------|---|--|
|    |                    | <p><b>4. Negative Edge Triggering:</b> When a flip flop is required to respond during the HIGH to LOW transition state, a <b>NEGATIVE</b> edge triggering method is used. It is mainly identified from the clock input lead along with a low-state indicator and a triangle.</p>  <p style="text-align: center;"><b>Negative Edge Triggering</b></p>  |  |
| f) | <p><b>Ans.</b></p> | <p><b>Explain working of PIPO with neat logic diagram and timing diagram.</b></p> <p><b>Logic Diagram:</b></p>  <p><b>Explanation:</b></p> <ol style="list-style-type: none"> <li>1. 4- bit binary input i.e. B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub> is applied to the data inputs D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> respectively of the four flip flops.</li> <li>2. As soon as the clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously.</li> <li>3. The loaded bits will appear simultaneously to the output side. Only one clock pulse is needed to load all bits hence PIPO mode is the fastest mode of operation.</li> </ol> | <p><b>4M</b></p> <p><i>Logic diagram 2M</i></p> <p><i>Explanation 1M</i></p> |



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|   |                           |   |   |
|---|---------------------------|---|---|
|   |                           | <p><b>Timing Diagram:</b></p>   | <p><i>Timing diagram</i><br/><b>1M</b></p>                        |
| 4 | <p>a)<br/><b>Ans.</b></p> | <p><b>Attempt any four:</b><br/><b>Draw 4-bit SISO shift register using D-F/F and explain its working with timing diagram.</b><br/><b>Diagram:</b></p> <p><b>Description-</b>As shown a 4 bit SISO shift register consists of 4 D flip-flop, data is fed from first flip-flop and on application of clock pulses the data is shifted from first flip-flop to the last flip-flop, working as serial in and serial out shift register.<br/>Let the data be -1101.</p> | <p><b>16<br/>4M</b></p> <p><i>Logic Diagram</i><br/><b>2M</b></p> |





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**


The truth table and timing diagram is as shown below



*Truth  
table &  
timing  
diagram  
2M*

**b)  
Ans.**

**Explain successive approximation type ADC with neat diagram.**



**4M**

*Diagram  
2M*




**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |    |  |                              |
|--|----|--|------------------------------|
|  |    | <p><b>Explanation:</b></p> <p>DAC= Digital to Analog converter<br/>EOC= End of conversion<br/>SAR =Successive approximation register<br/>S/H= Sample and hold circuit<br/>Vin= input voltage<br/>Vref= reference voltage<br/>The successive approximation Analog to Digital converter circuit typically consisting of four sub circuits-</p> <ol style="list-style-type: none"><li>1. A sample and hold circuit to acquire the input voltage Vin.</li><li>2. An analog voltage comparator that compares Vin to the output of internal DAC and outputs the result of comparison to successive approximation register(SAR).</li><li>3. SAR sub circuits designed to supply an approximate digital code of Vin to the internal DAC.</li><li>4. An internal reference DAC that supplies the comparator with an analog voltage equivalent of digital code output of SAR for comparison with Vin.</li></ol> <p>The successive approximation register is initialized so that most significant bit (MSB) is equal to digital 1. This code is fed into DAC which the supplies the analog equivalent of this digital code <math>V_{ref}/2</math> into the comparator circuit for the comparison with sampled input voltage. If this analog voltage exceeds Vin the comparator causes the SAR to reset the bit, otherwise a bit is left as 1. Then the next bit is set to 1 and the same test is done continuing this binary search until every bit in the SAR has been tested. The resulting code is the digital approximation of the sampled input voltage and is finally output by DAC at end of the conversion (EOC).</p> | <p><i>Explanation 2M</i></p> |
|  | c) | <p><b>Describe working of RS Flip Flop using NAND gates only.</b><br/><i>Note: Short explanation of truth table shall be considered</i></p>  | <p><b>4M</b></p>             |



**Subject Code:** 17333





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

- Output of NAND 3 i.e.  $R' = 0$  and output of NAND 4 i.e.  $S' = 1$ .
- Hence output of SR flip-flop is  $Q_{n+1} = 1$  and  $\bar{Q}_{n+1} = 0$ .
- This is the reset condition.

**Case V :  $S = 1, R = 0$ , clock  $\uparrow$**

- Now  $S=0, R=1$  and a positive edge is applied to the clock input.
- Since  $S=0$ , output of NAND – 3 i.e.  $R' = 1$ . And as  $R' = 1$  and clock = 1 the output of NAND-4 i.e.  $S' = 0$ . Hence this is the reset condition.

**Case VI :  $S = 1, R = 1$ , clock  $\uparrow$**

- As  $S=1, R=1$  and clock = 1, the outputs of NAND gates 3 and 4 both are 0 i.e.  $S' = R' = 0$ .
- Hence the “Race Around” condition will occur in the basic SR flip-flop.
- The symbol of positive edge triggered SR flip flop is as shown in figure and the truth table is also shown in figure.

**Truth table of a positive edge triggered SR flip flop**

| Inputs |   |   | Outputs   |                 | Remark         |
|--------|---|---|-----------|-----------------|----------------|
| CLK    | S | R | $Q_{n+1}$ | $\bar{Q}_{n+1}$ |                |
| 0      | x | x | $Q_n$     | $\bar{Q}_n$     | No change (NC) |
| 1      | x | x | $Q_n$     | $\bar{Q}_n$     | No change (NC) |
| ↓      | x | x | $Q_n$     | $\bar{Q}_n$     | No change (NC) |
| ↑      | 0 | 0 | $Q_n$     | $\bar{Q}_n$     | No change (NC) |
| ↑      | 0 | 1 | 0         | 1               | Reset          |
| ↑      | 1 | 0 | 1         | 0               | Set            |
| ↑      | 1 | 1 | Race      | Race            | Avoid          |

↓ = Negative edge of clock, ↑ = Positive edge of clock

Symbol of positive

- Note that for clock input to be at negative or positive levels as the edge triggered flip flop does not respond. Similarly it does not respond to the negative edge of the clock.



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |                                     |   |  |
|--|-------------------------------------|---|--|
|  |                                     | <p>1. The flip-flop will respond only to the positive edge of clock.</p> <p>2. With positive edge of the clock, the SR flip flop behaves in the following way :</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p><math>S = R = 0 \rightarrow</math> No change in output</p> <p><math>S = 0, R = 1 \rightarrow Q_{n+1} = 0, \bar{Q}_{n+1} = 1</math> Reset condition</p> <p><math>S = 1, R = 0 \rightarrow Q_{n+1} = 1, \bar{Q}_{n+1} = 0</math> Set condition</p> <p><math>S = R = 1 \rightarrow</math> Race condition.</p> </div>   |  |
|  | <p><b>d)</b></p> <p><b>Ans.</b></p> | <p><b>Explain the techniques used in elimination of Race-around condition.</b></p> <p><b>Race-around condition is eliminated by:</b></p> <ol style="list-style-type: none"> <li>1. Design the clock (enable) with time less than toggling time (but this method is not economical)</li> <li>2. Use edge triggering.</li> <li>3. Use Master slave JK flip-flop</li> </ol> <p><b>Use edge triggering:</b><br/>If the Clock On or High time is less than the propagation delay of the flip flop then racing can be avoided. This is done by using edge triggering rather than level triggering.</p> <p><b>Use Master slave JK flip-flop:</b><br/>A master slave JK flip flops is a cascade of two JK flip-flops, with feedback from the output of the second to the inputs of the first. Direct clock pulses are applied to the first flip flop and clock pulses are inverted before these are applied to the second flip flop.</p> <p>At the same time, the second flip-flop is inhibited. When <math>clk=0</math>, the second flip flop is enabled and the first flip-flop is inhibited. Therefore the outputs <math>Q</math> and <math>\bar{Q}</math> follow the output <math>Q_m</math> and <math>\bar{Q}_m</math>.</p> <p>Since the second flip flop simply follows the first one, it is referred to as the slave and the first one as the master. Hence the configuration is referred as master-slave (M-S) flip flop.</p> | <p><b>4M</b></p> <p><i>Each condition 2M</i></p> |



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

| e)      | <b>Define memory. Give classification of memory. Compare PROM and EPROM. (any 2 points)</b>  | 4M   |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |
|---------|--|--|------|-------|----|------------------------------------|---|----|---|---|----|---|---|----|--|--|---|
| Ans.    | <p><b>Definition:</b><br/>It is a subsystem of digital processing system which can store unprocessed, partially processed data &amp; result is called as Memory.</p> <p><b>Classification:</b></p> <div><p style="text-align: center;">Memories</p><pre>graph TD     Memories --&gt; Sequential[Sequential memories]     Memories --&gt; RWM[Read and write memories (RWM or RAM)]     Memories --&gt; ROM[Read only memories (ROM)]     Memories --&gt; CAM[Content addressable memories (CAM)]     Sequential --&gt; Shift[Shift registers]     Sequential --&gt; CCD[Charge coupled devices (CCD)]     ROM --&gt; ROM_chip[ROM]     ROM --&gt; PROM[PROM]     ROM --&gt; EPROM[EPROM]     ROM --&gt; EAROM[EAROM]</pre></div> <p><b>Comparison</b></p> <table><thead><tr><th>Sr. No.</th><th>PROM</th><th>EPROM</th></tr></thead><tbody><tr><td>1.</td><td>PROMs can be programmed only once.</td><td>EPROMs are reusable and can be programmed multiple times.</td></tr><tr><td>2.</td><td>The process in the programming of PROMs is irreversible. Hence the memory is permanent.</td><td>In EPROMs memory can be erased by exposure to UV light.</td></tr><tr><td>3.</td><td>PROMs are enclosed in complete plastic packaging ; therefore UV has no effect on PROMs.</td><td>EPROMs have a fused quartz window in the packaging to allow this.</td></tr><tr><td>4.</td><td>In PROMs data is written/ programmed onto the chip by blowing the fuses at each bit using much higher voltages than the average voltages used in digital circuits.</td><td>EPROMs also use high voltage, but not enough to alter the semiconductor layer permanently.</td></tr></tbody></table> | Sr. No.  | PROM | EPROM | 1. | PROMs can be programmed only once. | EPROMs are reusable and can be programmed multiple times. | 2. | The process in the programming of PROMs is irreversible. Hence the memory is permanent. | In EPROMs memory can be erased by exposure to UV light. | 3. | PROMs are enclosed in complete plastic packaging ; therefore UV has no effect on PROMs. | EPROMs have a fused quartz window in the packaging to allow this. | 4. | In PROMs data is written/ programmed onto the chip by blowing the fuses at each bit using much higher voltages than the average voltages used in digital circuits. | EPROMs also use high voltage, but not enough to alter the semiconductor layer permanently. | <p>Definitio<br/>n 1M</p> <p>Classific<br/>ation<br/>1M,</p> <p>Any two<br/>points<br/>2M</p> |
| Sr. No. | PROM   | EPROM  |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |
| 1.      | PROMs can be programmed only once.   | EPROMs are reusable and can be programmed multiple times.                                  |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |
| 2.      | The process in the programming of PROMs is irreversible. Hence the memory is permanent.  | In EPROMs memory can be erased by exposure to UV light.                                    |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |
| 3.      | PROMs are enclosed in complete plastic packaging ; therefore UV has no effect on PROMs.  | EPROMs have a fused quartz window in the packaging to allow this.                          |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |
| 4.      | In PROMs data is written/ programmed onto the chip by blowing the fuses at each bit using much higher voltages than the average voltages used in digital circuits.   | EPROMs also use high voltage, but not enough to alter the semiconductor layer permanently. |      |       |    |                                    |   |    |   |   |    |   |   |    |  |  |   |



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|    |   |   |
|----|---|---|
|    | <p><b>f) Ans.</b></p> <p><b>What is the need of data converters? List specifications of DAC.</b></p> <p><b>Need of data converters:</b></p> <p>It is often necessary that before processing the analog data, by a digital system, it should be changed to digital form as noise may get added hence difficult to process, store or transmit. Similarly, after processing the data, it may be desirable that the final result obtained in digital form be converted back to the analog form therefore data converters are needed.</p> <p><b>Specifications of DAC:</b></p> <p><b>Following are the specifications of DAC</b></p> <ol style="list-style-type: none"><li>1. Resolution</li><li>2. Linearity</li><li>3. Accuracy</li><li>4. Settling Time</li><li>5. Temperature Sensitivity</li><li>6. Long term drift</li><li>7. Supply Rejection</li><li>8. Speed</li></ol>  | <p><b>4M</b></p> <p><i>Need 2M</i></p> <p><i>Any four specifications 1/2 M each</i></p> |
| 5. | <p><b>a) Ans</b></p> <p><b>Attempt any four:</b></p> <p><b>Convert the following:</b></p> <p>i) <math>(366.54)_8 \rightarrow (?)_{10}</math> and</p> <p>ii) <math>(2015.32)_{10} \rightarrow (?)_{16}</math></p> <p><b>Ans</b></p> <p>i) <math>(366.54)_8 = ( )_{10}</math></p> <p><math display="block">\begin{array}{r} 3 \quad 6 \quad 6 \cdot 5 \quad 4 \\ = 3 \times 8^2 + 6 \times 8^1 + 6 \times 8^0 + 5 \times 8^{-1} + 4 \times 8^{-2} \\ = 192 + 48 + 6 + (0.625 + 0.0625) \\ = 246.6875 \\ \therefore (366.54)_8 = (246.6875)_{10} \end{array}</math></p> <p>ii) <math>(2015.32)_{10} = ( )_{16}</math></p> <p><math display="block">\begin{array}{r} 16 \overline{) 2015} \\ \underline{16} \phantom{00} \\ 16 \phantom{00} \\ \underline{16} \phantom{00} \\ 0 \phantom{00} \end{array}</math></p> <p><math display="block">\begin{array}{r} 0.32 \\ \times 16 \\ \hline 5.12 \\ \downarrow \\ 0.12 \\ \times 16 \\ \hline 1.92 \\ \downarrow \\ 0.92 \\ \times 16 \\ \hline 14.72 \end{array}</math></p> <p><math display="block">\therefore (2015.32)_{10} = (7DF.51E)_{16}</math></p> | <p><b>16 4M</b></p> <p><i>Each Conversion 2M</i></p>                                    |






MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

|  |                       |   |  |
|--|-----------------------|---|--|
|  | <p>b)</p> <p>Ans.</p> | <p>Draw the block diagram of sequential logic and state the importance of clock signal in it.</p> <div data-bbox="440 541 1187 961"></div> <p><b>Clock:</b> A clock signal is a particular type of signal that oscillates between a high and a low state and is utilized to co-ordinate actions of the sequential circuits. It is produced by clock generator. The time required to complete one cycle is called as “clock period” or “clock cycle”.</p> <div data-bbox="586 1192 1138 1325"></div> <p><b>Importance:</b></p> <ul style="list-style-type: none"><li>• Most integrated circuits (ICs) of sufficient complexity use a clock signal in order to synchronize different parts of the circuit, cycling at a rate slower than the worst-case internal propagation delays.</li><li>• In some cases, more than one clock cycle is required to perform a predictable action.</li><li>• A clock signal might also be gated, that is, combined with a controlling signal that enables or disables the clock signal for a certain part of a circuit. This technique is often used to save power by effectively shutting down portions of a digital circuit when they are not in use, but comes at a cost of increased complexity in timing analysis.</li><li>• It is also used to open and close digital paths, allow or stop a process and in general provide timing for the circuit.</li></ul> | <p>4M</p> <p>Diagram<br/>2M</p> <p>Importance<br/>2M</p> |
|--|-----------------------|---|--|



**Subject Code:** 17333



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|                              |  |   |
|------------------------------|--|---|
|                              | <p>The waveforms of Ring Counter are as shown:</p> <p>The presetted "1" circulates through the shift register to form a ring</p>   | <p><b>Timing<br/>Diagram<br/>2M</b></p>                 |
| <p>e)</p> <p><b>Ans.</b></p> | <p><b>Describe block diagram of digital comparator and write truth table of 2-bit comparator.</b></p> <p>A magnitude digital comparator is a combinational circuit that compares two digital or binary numbers (consider A and B) and determines their relative magnitudes in order to find out whether one number is equal, less than or greater than the other digital number.</p> <p>Three binary variables are used to indicate the outcome of the comparison as <math>A &gt; B</math>, <math>A &lt; B</math>, or <math>A = B</math>. The below figure shows the block diagram of a n-bit comparator which compares the two numbers of n-bit length and generates their relation between themselves.</p> | <p><b>4M</b></p> <p><b>Block<br/>Diagram<br/>2M</b></p> |






WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333



**2 Bit comparator:** The first number A is designated as  $A = A_1A_0$  and the second number is designated as  $B = B_1B_0$ . This comparator produces three outputs as G ( $G = 1$  if  $A > B$ ), E ( $E = 1$ , if  $A = B$ ) and L ( $L = 1$  if  $A < B$ ).

*Truth  
Table  
2M*

| Inputs |       |       |       | Outputs |         |         |
|--------|-------|-------|-------|---------|---------|---------|
| $A_1$  | $A_0$ | $B_1$ | $B_0$ | $A > B$ | $A = B$ | $A < B$ |
| 0      | 0     | 0     | 0     | 0       | 1       | 0       |
| 0      | 0     | 0     | 1     | 0       | 0       | 1       |
| 0      | 0     | 1     | 0     | 0       | 0       | 1       |
| 0      | 0     | 1     | 1     | 0       | 0       | 1       |
| 0      | 1     | 0     | 0     | 1       | 0       | 0       |
| 0      | 1     | 0     | 1     | 0       | 1       | 0       |
| 0      | 1     | 1     | 0     | 0       | 0       | 1       |
| 0      | 1     | 1     | 1     | 0       | 0       | 1       |
| 1      | 0     | 0     | 0     | 1       | 0       | 0       |
| 1      | 0     | 0     | 1     | 1       | 0       | 0       |
| 1      | 0     | 1     | 0     | 0       | 1       | 0       |
| 1      | 0     | 1     | 1     | 0       | 0       | 1       |
| 1      | 1     | 0     | 0     | 1       | 0       | 0       |
| 1      | 1     | 0     | 1     | 1       | 0       | 0       |
| 1      | 1     | 1     | 0     | 1       | 0       | 0       |
| 1      | 1     | 1     | 1     | 0       | 1       | 0       |



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|                  | <p><b>f)</b></p> <p><b>Ans.</b></p>   | <p><b>Compare Synchronous and Asynchronous counter (any 4 points).</b></p> <table><tr><th>Sr. No</th><th>Asynchronous counter</th><th>Synchronous Counter</th></tr><tr><td>1.</td><td>In this type of counter the flip flops are connected in such a way that output of first flip flop drives the clock for the next flip flop.</td><td>In this type of counter there is no connection between the output of first flip flop and clock input of next flip flop.</td></tr><tr><td>2.</td><td>All the flip flops are not clocked simultaneously.</td><td>All the flip flops are simultaneously clocked.</td></tr><tr><td>3.</td><td>Logic circuit is very simple even for more number of states.</td><td>Design involves complex logic circuit as number of states increases.</td></tr><tr><td>4.</td><td>Main drawback of these counters is that their low speed as the clock is propagated through number of flip flops before it reaches last flip flop.</td><td>As clock is simultaneously given to all flip flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip flops increases in the given design.</td></tr></table> | Sr. No  | Asynchronous counter | Synchronous Counter | 1. | In this type of counter the flip flops are connected in such a way that output of first flip flop drives the clock for the next flip flop. | In this type of counter there is no connection between the output of first flip flop and clock input of next flip flop. | 2. | All the flip flops are not clocked simultaneously. | All the flip flops are simultaneously clocked. | 3. | Logic circuit is very simple even for more number of states. | Design involves complex logic circuit as number of states increases. | 4. | Main drawback of these counters is that their low speed as the clock is propagated through number of flip flops before it reaches last flip flop. | As clock is simultaneously given to all flip flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip flops increases in the given design. | <p><b>4M</b></p> <p><i>Any four points<br/>1M each</i></p> |
|------------------|---|---|---|----------------------|---------------------|----|--|---|----|--|--|----|--|--|----|---|--|--|
| Sr. No           | Asynchronous counter  | Synchronous Counter   |   |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
| 1.               | In this type of counter the flip flops are connected in such a way that output of first flip flop drives the clock for the next flip flop.        | In this type of counter there is no connection between the output of first flip flop and clock input of next flip flop.   |   |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
| 2.               | All the flip flops are not clocked simultaneously.  | All the flip flops are simultaneously clocked.  |   |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
| 3.               | Logic circuit is very simple even for more number of states.  | Design involves complex logic circuit as number of states increases.  |   |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
| 4.               | Main drawback of these counters is that their low speed as the clock is propagated through number of flip flops before it reaches last flip flop. | As clock is simultaneously given to all flip flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip flops increases in the given design.  |   |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
| <p><b>6.</b></p> | <p><b>a)</b></p> <p><b>Ans.</b></p>   | <p><b>Attempt any two:</b></p> <p><b>i) Convert the following SOP equation into std. SOP equation.</b></p> <p><b><math>Y = AB + \overline{A}B + A\overline{B}\overline{C}</math></b></p> <p><b><math>Y = AB + \overline{A}B + A\overline{B}\overline{C}</math></b></p> <p><b><math>Y = AB(C + \overline{C}) + \overline{A}B(C + \overline{C}) + A\overline{B}\overline{C}</math></b></p> <p><b><math>Y = ABC + AB\overline{C} + \overline{A}BC + \overline{A}B\overline{C} + A\overline{B}\overline{C}</math></b></p>   | <p><b>16</b></p> <p><b>2M</b></p> <p><i>Correct Conversion 2M</i></p> |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |
|                  |   | <p><b>ii) List any four applications of multiplexer and implement the following logic expression using 16 : 1 Mux.</b></p> <p><b><math>Y = \sum m(0, 3, 5, 6, 7, 10, 13)</math></b></p>   | <p><b>6M</b></p>  |                      |                     |    |  |   |    |  |  |    |  |  |    |   |  |  |




**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |                           |  |   |
|--|---------------------------|--|---|
|  | <p><b>Ans.</b></p>        | <p><b><u>Applications of Multiplexer IC's:</u></b></p> <ol style="list-style-type: none"> <li>1. It is used as a data selector to select one out of many data inputs.</li> <li>2. It is used for simplification of logic design.</li> <li>3. In the data acquisition system.</li> <li>4. In designing the combinational circuit.</li> <li>5. In the DAC.</li> <li>6. To minimize the number of connections.</li> </ol>  | <p><i>Any<br/>four<br/>applicati<br/>on ½ M<br/>each</i></p> <p><i>Impleme<br/>ntation<br/>4M</i></p> |
|  | <p><b>b)<br/>Ans.</b></p> | <p><b>i) List two applications of flip flops.</b></p> <ol style="list-style-type: none"> <li>1. It can be used as memory element.</li> <li>2. It can be used to eliminate key debounce.</li> <li>3. It is used as a basic building block in sequential circuits such as counters and registers.</li> <li>4. It can be used as delay element.</li> </ol>  | <p><b>2M</b></p> <p><i>Any two<br/>applicati<br/>ons 1M<br/>each</i></p>                              |





**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|                               | <div><div>Ans.</div><div><p>ii) What is Modulus of counter? Show the method to determine the no. of flip flops for a mod-52 counter.</p><p>The total number of counts or stable states a counter can indicate is called as Modulus of counter. It is used to describe the count capability of counters.</p><p><b>For mod 52 counter:</b></p><p>The number of states and number of flips flops are related by formula: <math>2^n \geq m</math></p><p>Where n= no of states and m = no of flips flops.</p><p>For 52 states ( n= 52)</p><p>number of flip flops are: 6</p></div></div>  | <div>2M</div> <div>Modulus of counter definition 1M</div> <div>No of flip flops determination 1M</div> |                         |                 |           |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
|-------------------------------|--|--|-------------------------|-----------------|-----------|---|---|--------|--|--|---------|--|----------|---|---|-----|---|----|---|---|---|----------------|-----------------|-----------|---|---|---|---|---|-------|---|---|---|---|---|-----|---|---|---|-----------------|----------------|--------|--|
| <div>b)</div> <div>Ans.</div> | <div><p>iii) Draw symbol and truth table of negative edge triggered D-flip-flop and positive edge triggered JK-flip flop.</p><p>Negative edge triggered D flip flop:</p><div><div>Symbol</div><div></div></div><div><div>Truth Table</div><table><tr><th>Input D<sub>n</sub></th><th>Output Q<sub>n+1</sub></th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table></div><p>Positive edge triggered JK flip flop:</p><div><div>Symbol</div><div></div></div><div><div>Truth Table</div><table><tr><th colspan="3">Inputs</th><th colspan="2">Outputs</th><th rowspan="2">Comments</th></tr><tr><th>J</th><th>K</th><th>CLK</th><th>Q</th><th>Q̄</th></tr><tr><td>0</td><td>0</td><td>↑</td><td>Q<sub>0</sub></td><td>Q̄<sub>0</sub></td><td>No change</td></tr><tr><td>0</td><td>1</td><td>↑</td><td>0</td><td>1</td><td>RESET</td></tr><tr><td>1</td><td>0</td><td>↑</td><td>1</td><td>0</td><td>SET</td></tr><tr><td>1</td><td>1</td><td>↑</td><td>Q̄<sub>0</sub></td><td>Q<sub>0</sub></td><td>Toggle</td></tr></table></div></div> | Input D <sub>n</sub>   | Output Q <sub>n+1</sub> | 0               | 0         | 1 | 1 | Inputs |  |  | Outputs |  | Comments | J | K | CLK | Q | Q̄ | 0 | 0 | ↑ | Q <sub>0</sub> | Q̄ <sub>0</sub> | No change | 0 | 1 | ↑ | 0 | 1 | RESET | 1 | 0 | ↑ | 1 | 0 | SET | 1 | 1 | ↑ | Q̄ <sub>0</sub> | Q <sub>0</sub> | Toggle | <div>4M</div> <div>Each symbol with truth table 2M</div> |
| Input D <sub>n</sub>          | Output Q <sub>n+1</sub>  |  |                         |                 |           |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 0                             | 0  |  |                         |                 |           |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 1                             | 1  |  |                         |                 |           |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| Inputs                        |  |  | Outputs                 |                 | Comments  |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| J                             | K  | CLK  | Q                       | Q̄              |           |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 0                             | 0  | ↑  | Q <sub>0</sub>          | Q̄ <sub>0</sub> | No change |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 0                             | 1  | ↑  | 0                       | 1               | RESET     |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 1                             | 0  | ↑  | 1                       | 0               | SET       |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |
| 1                             | 1  | ↑  | Q̄ <sub>0</sub>         | Q <sub>0</sub>  | Toggle    |   |   |        |  |  |         |  |          |   |   |     |   |    |   |   |   |                |                 |           |   |   |   |   |   |       |   |   |   |   |   |     |   |   |   |                 |                |        |  |




**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code: 17333**

|  |                                  |  |  |
|--|----------------------------------|--|--|
|  | <p><b>c)</b><br/><b>Ans.</b></p> | <p><b>i) List any four specifications of DAC.</b><br/>Following are the specifications of DAC</p> <ol style="list-style-type: none"> <li><b>1. Resolution</b></li> <li><b>2. Linearity</b></li> <li><b>3. Accuracy</b></li> <li><b>4. Settling Time</b></li> <li><b>5. Temperature Sensitivity</b></li> </ol>  | <p><b>2M</b><br/><i>Any four specifications<br/>½ M each</i></p>                 |
|  | <p><b>c)</b><br/><b>Ans.</b></p> | <p><b>ii) Draw neat block diagram of RAMP ADC and explain its working.</b></p> <p>This method of A/D conversion uses a binary counter, to count a continuous train of pulses. The pulses are produced from a clock. They pass through a gate, which is normally closed. It opens only when a start signal is applied to initiate a linear ramp. The gate remains open till the linear ramp voltage reaches a value equal to the input voltage to be measured. The counter thus records a number of clock pulses which is proportional to the input voltage. This method is also called <u>counter method</u>.</p> <p>The fig. shows a schematic diagram of a staircase ramp or counter type A/D converter. This method uses a clock source, a counter and a D/A converter.</p> | <p><b>6M</b></p> <p><i>Block diagram<br/>3M</i></p> <p><i>Working<br/>3M</i></p> |






WINTER – 2018 EXAMINATION  
MODEL ANSWER

Subject: Digital Techniques

Subject Code: 17333

An analog input is applied to one input of an OP AMP which is used as a voltage comparator. A start or convert pulse is applied to the set input of the flip-flop through a monostable multivibrator (i.e. control logic) and also to the reset input of the binary counter. This pulse resets the binary counter and makes it ready for counting. As the counter resets, output of the D/A converter reduces to zero and thus with positive analog input to the voltage comparator, the output of the comparator goes low, which makes  $R = 0$ . The start pulse also triggers the monostable multivibrator, which introduces the desired delay in the action of the other circuits. Thus the output of the monostable multivibrator goes high. This makes  $S = 1$ , while  $R$  was already made 0.

The RS flip-flop sets and the  $Y$  output goes high. The AND gate is enabled & the counter starts the counting the clock pulses. The output of the counter is fed to  $n$  D/A converter which produces an analog output in response to the digital signal as its input. This binary output starts increasing continuously with time. The output of the D/A converter also starts increasing in steps. The analog output is a staircase signal as shown in fig.



This D/A output is fed to the reference voltage for the comparator. The staircase signal (i.e. digital output) is compared by the comparator with the analog voltage. So long as the input signal,  $V_s$  is greater than the digital output the gate remains enabled and clock pulses are counted by the counter, thus continuously raising the digital output. But as soon as the staircase digital output exceeds the given analog input, the output of the comparator changes from a low to a high level. This makes  $R = 1$ , while  $S$  is at 0. Thus, the flip-flop resets and  $Y$  output goes low. Hence the AND gate is disabled and no clock pulses can now reach the counter. This stops the counting and the binary output of the counter represents the final digital output.



**MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION**  
(Autonomous)  
(ISO/IEC - 27001 - 2005 Certified)

---

**WINTER – 2018 EXAMINATION**  
**MODEL ANSWER**

**Subject: Digital Techniques**

**Subject Code:** **17333**

|  |  |  |  |
|--|--|--|--|
|  |  | <p>The staircase ramp or counter method is simple and least expensive. It is faster as compared to dual slope method. It needs longer time for conversion because of the following of the reasons</p> <ul style="list-style-type: none"><li>(a) The counter starts after it is reset to zero,</li><li>(b) The rate of clock pulses also decides the conversion time, and</li><li>(c) Conversion time is different for analog voltages of different magnitudes.</li></ul> |  |
|--|--|--|--|