WINTER-17 EXA	MINATION
Model Ar	nswer

Subject Code:

Subject Name: Digital Techniques

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme
1.	(a)	Attempt any six of the following:	12 Marks
	i)	List any two advantage and disadvantage of digital circuits.	2M
	Ans:	 Advantages: Digital circuits are highly reliable and accurate. They are small in size and the speed of operation is very high. Digital ICs can be programmable. The effect of fluctuations in the characteristics of the components, ageing of components, temperature, and noise etc. is very small in digital circuits. Digital circuits have capability of memory which makes these circuits highly suitable for computers, calculators, watches, telephones etc. 	(Any two Advantage s: ¹ / ₂ mark each, Any two disadvanta ges : ¹ / ₂ mark
	ii)	 Disadvantages: If there is a loss of digital data in a transmission, there will be error and misinterpretation of data. All real world signals are analog in nature. So it is necessary to convert these signals into digital to process digitally. This requires additional circuitry Define fan in and noise margin. 	each)
	, ,		
	Ans:	Fan in: The number of inputs that a logic gate can handle.Noise margin: The difference between the tolerable output and input voltage ranges is called the noise margin of the gate.	(Definition s: 1 mark each)

iii)	Simplify using Boolean algebra (A+B) (A+C).	2M
Ans:	(A+B)(A+C) = AA + AC + AB + BC	(2 marks)
	=A + AB + AC + BC (Since A.A = A)	
	= A (1+B+C) + BC (Since 1+B+C = 1)	
	= A + BC	
iv)	Draw symbol, truth table and logic equation of EX-NOR gate.	2M
Ans:		(Symbol: (1/2 mark, Truth Table: 1
	Truth Table:	mark,
	InputsOutputABY = $\overline{A \oplus B}$	Logic Equation ¹ ⁄2 mark)
	0 1 0	
	1 0 0	
	1 1 1	
	Logic Equation:	
	$Y = A \cdot B + \overline{A} \cdot \overline{B}$	
	$\mathbf{Y} = \mathbf{\overline{A} \oplus B}$	
v)	Define minterm and maxterm.	2M
Ans:	Minterm: A minterm, denoted as mi, where $0 \le i < 2^n$, is a product (AND) of the n variablesin which each variable is complemented if the value assigned to it is 0, and uncomplementedif it is 1.Maxterm: A maxterm, denoted as Mi, where $0 \le i < 2^n$, is a sum (OR) of the n variables(literals) in which each variable is complemented if the value assigned to it is 1, anduncomplemented if it is 0.	(minterm and maxterm :1mark each)

vi)	Draw symbol and truth table of T-flip-flop.	2M
Ans:	Symbol:	(Symbol: 1 mark, Truth table: 1 mark)
	InputsOutputsCommentsET Q_{rest} \overline{Q}_{rest} 10 Q_r \overline{Q}_r No change11 \overline{Q}_r Q_r Toggle	
vii)	What is the difference between edge Triggering and level Triggering (any 2)?	2M
Ans:	Edge TriggeringLevel TriggeringA logical circuit whose output changes during the positive or negative transition of the clock is called edge triggeringA logical circuit whose output changes during 0 level or 1 level of the clock is called level triggeringIt is instantaneous in natureThe output changes during a certain definite pulse duration of the clockTriggers on this edge of the clock pulseTriggers on high dock levelTriggers on this edge of the clock pulseTriggers on high dock levelHigh Level TriggeringHigh Level Triggering	(1 mark each)
	Triggers on this edge of the clock pulse CLK Q Negative Edge Triggering Triggers on low clock level CLK Q Low Level Triggering	

viii)	State two specification of DAC	.							2M
Ans:	Specifications of DAC: Resolution Settling time Linearity Accuracy								(Any 2 specifica on: 1 ma each)
(b)	Attempt any two of the follow	ing:							8 Mark
i)	Perform the following operati a) 10110 – 1010 using 1' ^s cor b) 11010 – 11110 using 2 nd co	nplem							4M
Ans:		plements in the	n t i e n	met ninu	ho ien	d: d a	nd s	ubtrahend equal	(2 marl each)
	Step 3: Adding 10110 to 0101			1	0	1	1		
					0	1	1	0	
	+	Carry	1		1	1	0		
			1		1	0	1	1	
	Step 4: Since final carry is gene							-	
				0 1	0	1	1		
		+	1				1	-	
		Carry			1	1			
		=		1	1	0	0	-	
	10110-1010 = 1100							_	
	b) 11010 – 11110 using 2 nd of The number of bits in minuend Step I: Obtain 2's comp	and su	bt	rahe	end	are		ıal	
	1's complement of (111	10) 1	11	10					
		C	00	01					

Adding 1to 00001

	0	0	0	0	1
+					1
Carry				1	
=	0	0	0	1	0
1					

Step II: Adding 11010 to 00001

	1	1	0	1	0
+	0	0	0	1	0
Carry			1		
=	1	1	1	0	0


Step III: Since no carry is generated, the answer is negative and in 2's compliment form

Finding 2's compliment of 11100

					1	1	1	0	0		
		1's c	comj	oliment	0	0	0	1	1		
		+							1		
		Carr	У				1	1			
					0	0	1	0	0		
			110	10-1111	0 =	(-0	010)()			
ii)	State and verify De-Mo	rgan's	s fir	st theore	em i	ısin	g t	rut	h ta	ble.	4M
Ans:	It states that the, complete	nent o	f a s	um is eq	ual	to p	oroc	luct	of	heir complements	(Statement : 1 mark,
		А	В	$\overline{A+B}$	Ā	B	Ā	ī. <u>B</u>			Verificatio n: 3
		0	0	1	1	1		1			marks)
		0	1	1	1	0		1			
		1	0	1	0	1		1			
		1	1	0	0	0		0			

	iii)	Compare R-2R and weighted resistor DAC any four points.	4M
	Ans:	Weighted resistor DAC R-2R ladder DAC	(1 mark each)
		It requires more than two resistorIt requires resistors of only two values.	
		To get precise high value resistor is difficultSince same 2 value resistors are used, the precision of resistors is not a problem	
		It requires one resistor per bit It requires two resistor per bit	
		It is not possible to expand It can be easily expanded to handle more number of bits by adding resistors	
2.		Attempt any four of the following:	16 Marks
	a)	Reduce the following logic expression using Boolean laws and De- Morgan's theorems. $Y = \overline{A.(\overline{A.B})}$ $\overline{B.(\overline{A.B})}$	4M
	Ans:	$Y = \overline{A.(\overline{A.B})} \cdot \overline{B.(\overline{A.B})}$ $Y = (\overline{A} + \overline{\overline{AB}}) (\overline{B} + \overline{\overline{AB}}) (Applying De Morgan's Theorems)$ $Y = (\overline{A} + AB)(\overline{B} + AB)^{*} (By applying the Boolean law A + \overline{A}B = A + B)$ $Y = (\overline{A} + B)(A + \overline{B})$	(1 marks for each step)

b)	Convert the following				4 M		
Ans:	i) (6AC) ₁₆ = (?) ₁₀ {**Note: Step markin	$\frac{\text{ii}) (372)_8}{\text{g should be given n}}$	(?) ₂ narks**}		(2 marks		
A 115.	i) $(6AC)_{16} = 6x \ 16^2 + 3$				for each correct		
	= 6 x 256 + 160 + 1	2			Conversio n)		
	= 1536 + 160 + 12						
	= 1708						
	$(6AC)_{16} = (1708)_{10}$						
	ii)(372) ₈ = (?)						
	Binary equivalent of 3	is 011					
	Binary equivalent of 7	is 111					
	Binary equivalent of 2	is 010					
	$(372)_8 = (011\ 111\ 010)$)2					
c)	Design Half adder usi	Design Half adder using K-map and basic gates.					
Ans:	Truth Table:				(Truth table:		
	INPU	TS	OU	TPUTS	1 1mark, 1		
	A	В	SUM	CARRY	mark each		
	0	0	0	0	k map,		
	0	1	1	0	1mark		
	1	0	1	0	circuit)		
	1	1	0	1			
	K map						
	K-map for Sum:						
		A B 0	1				
			1				
		0 0	1				
		1	0				
	$Sum = \overline{A} B + A \overline{B}$						




Draw 8: 1 multiplexer using basic lo	gic gates.	4M
{**Note: Equation optional**} $ \begin{cases} x^{2} \\ x^{3} \\ x^{3} \\ x^{3} \\ x^{3} \\ x^{3} \\ x^{3} \\ x^{4} \\ x^{5} \\ x^$	D OUTPUT Y E SI SO D3+ SI SO D3+ SI SO D3+ SI SO D3+	(Diagram: 4 marks)
Compare RAM and ROM any four	point.	4M
Random Access Memory or RAM is a form of data storage that can be accessed randomly at any time, in any order and from any physical location, allowing quick access and manipulation	Read-only memory or ROM is also a form of data storage that cannot be easily altered or reprogrammed. Stores instructions that are not necessary for re-booting to make the computer operate when it is switched off. They are hardwired	(Four points:1 mark each)
RAM allows the computer to read data quickly to run applications. It allows reading and writing.	ROM stores the program required to initially boot the computer. It only allows reading	
RAM is volatile i.e. its contents are lost when the device is powered off.	It is non-volatile i.e. its contents are retained even when the device is powered off.	
The two main types of RAM are	The types of ROM include PROM, EPROM	
	<pre>{**Note: Equation optional**} \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$</pre>	{**Note: Equation optional**} \$2 \$2 \$1 \$2 \$2 \$1 \$2 \$2 \$3

f)	Draw logic diagram of JK-flop-flop and write its truth table.	4M
Ans:	Logic Diagram:	(Logic Diagram:2 marks, Truth Table :2 marks)
	InputsOutput J_n K_n Q_{n+1} 0 0 Q_n 1 0 1 0 0 1 1 1 \overline{Qn}	
	Attempt any four of the following:	16 Marks
a)	i) $(637)_{10} + (463)_{10}$ ii) $(63)_{10} + (19)_{10}$	4M
Ans:	$\{\text{**Note: Steps marking should be given marks**}\}$ i) $\binom{(673)_{10} \Rightarrow 0110 0111 0011}{+ (463)_{10} \Rightarrow 0100 0110 0011}$ $\frac{1010}{1101 0110} \frac{1101}{0110} 1102 0110}{1101 0110} \text{ invalid} BCD$ $\frac{1}{1} \frac{0001}{001} \frac{0011}{0110} \frac{0110}{6}$ $\therefore (673)_{10} + (463)_{10} = (1136)_{10}$	(Correct answer: 2 marks each)

	ii)	
	$(63)_{10} \Rightarrow 0110 0011 + (19)_{10} \Rightarrow 0001 1001 0111 100 invalid BCD 1000 0010 \\ 1000 0010 \\ 8 2 2$	
	$(63)_{10} + (19)_{10} = (82)_{10}$	
b)	What is an Universal gate? Prove NAND as an universal gate.	4 M
Ans:	NAND and NOR gates are called as Universal Gates because it is possible to implement any Boolean expression with the help of only NAND or NOR gates, Hence, a user can build any combinational; circuit with the help of only NAND gates or NOR gates.	(Univers l gate: 2 marks, Proof: 2 marks)
	Proof:	marks)
	Using NAND gates, OR, AND and NOT gates may be constructed as shown below NAND as OR Cate.	
	$A = \boxed{D_{0}} = \boxed{\overline{A} \cdot \overline{B}} = A + B.$ $B = \boxed{D_{0}} = \boxed{\overline{B}}$	
	Ā.B = Ā + B = A + B. NAND AS NOT gate.	
	$A = \Box \bigcirc A \cdot A = A$	

		-: [/	$Y = \overline{A}$ $Y = A$ \overline{A} \overline{Fig}		$(: \overline{A} =)$ $\rightarrow Y = \overline{A} \overline{B}$ te using	3	
c)	Design 1:8 I	De-mult	tiplexer	using 1:4 demu	ıltiplexer.		4M
Ans:			D _{in} A B C		L : 4 CMUX S0 S0 1 : 4 EMUX	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	(Design ing: 4 marks)
			ΛR	C are the select		-	
				C are the select	line inputs		
			g: 1:8 De	e-multiplexer u	line inputs sing 1:4 De-mu	ltiplexer	
d)		compa	g: 1:8 De trator us	e-multiplexer u ing K-map and	line inputs sing 1:4 De-mu l draw its logic	ltiplexer diagram.	4M
d) Ans:	1. The one and three2. It comp	compa e-bit co ee Outp pares tw es the re	g: 1:8 De mator us mparator outs name o single esult of co	e-multiplexer u ing K-map and is combination ely A <b, a+b,<="" td=""><td>line inputs sing 1:4 De-mu I draw its logic al logic circuit w A>B. and B and produ</td><td>ltiplexer</td><td>(Truth table :1 mark, Imple mentat</td></b,>	line inputs sing 1:4 De-mu I draw its logic al logic circuit w A>B. and B and produ	ltiplexer	(Truth table :1 mark, Imple mentat
	1. The one and thre 2. It comp indicate	compa e-bit co ee Outp pares tw es the re	g: 1:8 De trator us mparator outs name vo single	e-multiplexer u ing K-map and is combination ely A <b, a+b,="" a<br="">bit numbers A a</b,>	line inputs sing 1:4 De-mu I draw its logic al logic circuit v A>B.	l tiplexer diagram. with two inputs A and B	(Truth table :1 mark, Imple mentat on
	1. The one and thre 2. It comp indicate	compa e-bit co ee Outp pares tw es the re	g: 1:8 De mator us mparator outs name o single esult of co	e-multiplexer u ing K-map and is combination ely A <b, a+b,="" a<br="">bit numbers A a</b,>	line inputs sing 1:4 De-mu I draw its logic al logic circuit w A>B. and B and produ	l tiplexer diagram. with two inputs A and B	(Truth table :1 mark, Imple mentat on using F maps :2
	1. The one and thre 2. It comp indicate	compa e-bit co ee Outp pares tw es the re INP	g: 1:8 De mator us mparator outs name o single esult of co UTS	e-multiplexer u ing K-map and is combination ely A <b, a+b,="" a<br="">bit numbers A a omparison.</b,>	line inputs sing 1:4 De-mu I draw its logic al logic circuit v A>B. and B and produ	ltiplexer diagram. with two inputs A and B ces an output that	(Truth table :1 mark, Imple mentat on using K maps :2 marks,
	1. The one and thre 2. It comp indicate	compa e-bit co ee Outp bares tw es the re INP	g: 1:8 De mator us mparator outs name ro single esult of co UTS B	e-multiplexer u ing K-map and is combination ely A <b, a+b,="" a<br="">bit numbers A a omparison.</b,>	line inputs sing 1:4 De-mu I draw its logic al logic circuit v A>B. and B and produ OUTPUTS Y2= A=B	Itiplexer diagram. with two inputs A and B ces an output that Y3 = A>B	(Truth table :1 mark, Imple mentat on using k maps :2 marks, Diagra m :1
	1. The one and thre 2. It comp indicate	compa e-bit co ee Outp bares tw es the re INP A 0	g: 1:8 De mator us mparator outs name vo single esult of co UTS B 0	e-multiplexer u ing K-map and r is combination ely A <b, a+b,="" a<br="">bit numbers A a omparison. Y1= A<b 0</b </b,>	line inputs sing 1:4 De-mu l draw its logic al logic circuit v A>B. and B and produ OUTPUTS Y2= A=B 1	ltiplexer diagram. with two inputs A and B ces an output that Y3 = A>B 0	(Truth table :1 mark, Imple mentation using K maps :2 marks, Diagra



		 Clock pt Initially, 	p. Thus there is feedback from on alses are given simultaneously to count stored is D C B A = 0 0 0 ted as shown in below table. $\begin{array}{c c} \hline D & C & B & A \\ \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 0 \\ \hline 0 & 0 & 1 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 1 \\ \hline \end{array}$	all flip-Flops	applied. Count 0 0 0	
	f)	Give four f	eatures of a dynamic RAM.			4 M
	Ans:	consists2. Since Ca3. Access t4. Memory	stored in the form of charge on the of one MOSFET and a capaciton apacitors are used on input side, a ime is more, hence it is slow in so cell per unit area are more than c RAM are cheaper than SRAM.	refreshing circuit is speed. Static RAM.		(Any 4 feature s: 1 mark each)
4.		Attempt an	y four of the following:			16 Marks
	a)	Compare b	etween TTL and CMOS logic f	family (any four).		4M
	Ans:	Sr. No.	Parameters	TTL	CMOS	(Any 4 points:
		1	Basic gates	NAND	NOR or NAND	1 mark each)
		2	Fan-in	8	10	cucii)
		3	Fan-out	10	>50	
		4	Power dissipation per gate	10mW	0.01mW	
		5	Noise margin (immunity)	0.4V good	5V (excellent)	
		6	Propagation delay	10 ns	70 ns	
		7	Speed-power product	100	0.7	
		8	Clock rate for flip-flop	35 MHz	10 MHz	
		9	Available function	Very large	Large	
		10	Packing Density	Lower	Larger	
		11	Cost	Low	Very low.	


	Simplify following equation using Boolean Algebra and draw circuit diagram.	4M
	$\mathbf{Y} = \mathbf{\overline{A}} (\mathbf{A} + \mathbf{\overline{B}}) + \mathbf{\overline{B}} (\mathbf{\overline{A}} + \mathbf{B}).$	
Ans:	$Y = \overline{A} (A + \overline{B}) + \overline{B} (\overline{A} + B)$ $= \overline{A}A + \overline{A}\overline{B} + \overline{B}\overline{A} + \overline{B}\overline{B}$ $= 0 + \overline{A}\overline{B} + \overline{A}\overline{B} + 0 \qquad (\because A \cdot \overline{A} = B \cdot \overline{B} = 0)$ $= \overline{A}\overline{B} + \overline{A}\overline{B} \qquad (\because A + A = A)$ $= \overline{A}\overline{B}$	(Simplifi cation: 2 marks, Circuit Diagra m: 2 marks)
c)	$A \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} \xrightarrow{A} A$	4M
·	Design asynchronous mou-o counter with its truth table.	
Ans:	Step is State diagram of a counter (mod-6) Mod-6 Counter will pars through 6 states i.e. will Count from OID OIO 000 to 101 Thus, 3 bits will be required for counter i.e. 6 < 2 ³ Number of Flip Flops = 3 Step 2) Truth table	(1 mark for each Step)


	Step 3) K Map Simplification	
	Q_{c} Q_{b} Q_{c} Q_{c	
	· Y= Qc+QB	
	Step 4) Logic Diagram	
	With Logic Circuit (Reset) Mod-6 Counter Can be designed	
	Logic 1 TA PR QA TB PR QB TL PR QC TL PR QC TL PR QC TL PR QC TL PR QC TL PR QC TL PR QC CLR QA CLR QA TL PR QC CLR QC CLR QC CLR QC TL QC	
	Reset Logic (**Note: A reset logic using NAND gate may also be considered ** }	
1)	$[\mathbf{M}_{1}, \mathbf{J}_{2}, J$	
d)	Minimize the following Boolean expression using K-map, $Y = \sum_{m} (1, 3, 5, 7, 10, 11, 14, 15)$.Draw the logical circuit diagram of minimized expression using basic gates.	4M
d) Ans:	11, 14, 15).Draw the logical circuit diagram of minimized expression using basic gates. $\gamma = \sum_{m} (1, 3, 5, 7, 10, 11, 14, 15)$	(Simplifi
	11, 14, 15).Draw the logical circuit diagram of minimized expression using basic gates.	(Simplifi cation: 2 marks, Logical Circuit
	11, 14, 15).Draw the logical circuit diagram of minimized expression using basic gates. $Y = \sum_{n} (1, 3, 5, 7, 10, 11, 14, 15)$ $AB = \sum_{n \in \mathbb{N}} \sum_{n \in \mathbb{N}$	(Simplifi cation: 2 marks, Logical Circuit diagram : 2
	11, 14, 15).Draw the logical circuit diagram of minimized expression using basic gates. $y = \sum_{m} (1, 3, 5, 7, 10, 11, 14, 15)$ $AB = \begin{bmatrix} c D & c D & c D \\ \hline AB & c D \\ \hline AB$	(Simplifi cation: 2 marks, Logical Circuit diagram : 2
	11, 14, 15). Draw the logical circuit diagram of minimized expression using basic gates. $Y = \sum_{m} (1, 3, 5, 7, 10, 11, 14, 15)$ $R_{B} = \underbrace{CD}_{R, G} = $	(Simplifi cation: 2 marks, Logical Circuit diagram : 2
	11, 14, 15). Draw the logical circuit diagram of minimized expression using basic gates. $Y = E_{m} (1, 3, 5, 7, 10, 11, 14, 15)$ $NB = \frac{1}{R_{B}} = \frac{1}$	(Simplifi cation: 2 marks, Logical Circuit diagram : 2


	 applied. At a time interval Δt, the Output will change to Qn that means the Output now is Q = 1.Now we have J =1, K = 1 & Q = 1. After another time interval Δt, the Output will again change from 1 to 0 (Qn) due to feedback connection. Thus the output oscillates back and forth between 0 to 1 for the duration of the clock pulse. (C1K = 1) Hence at the end of the clock pulse, when Clock=0, the value of a Q Output is uncertain. This situation is called as race around condition. This race around condition can be avoided by using 1) Master Slave I-K flip flop: Master Slave J-K flip flop is a cascade of two J-K flip flop. 2) Edge Triggered JK Flip Flop. 	on: 2 marks, Avoida nce: 2 marks)
f)	Draw block diagram of ALU IC-74181 and explain function of each pin.	4 M
Ans:	$A_0 - A_3 \xrightarrow{f_{1181}} F_0 - F_3$ $B_0 - B_3 \xrightarrow{f_{1181}} H_1 \xrightarrow{f_{1181}} F_0 - F_3$ $B_0 - B_3 \xrightarrow{f_{1181}} H_1 \xrightarrow{f_{1181}} F_0 - F_3$ Block diagram: ALU IC-74181 $A_0 - A_3$ Operand Inputs (Active LOW) $B_0 - B_3$ Operand Inputs (Active LOW) $S_0 - S_3$ Function Select Inputs M Mode Control Input Cn Carry Input F_0 - F_3 Function Outputs (Active LOW) A = B Comparator Output G Carry Generate Output (Active LOW) P Carry Propagate Output (Active LOW) C_{n+4} Carry Output	(Diagra m: 2 marks, Function s of Pin: 2 marks)

5.	Attempt any four of the following:	16 Marks
a)	Reduce the following expression and implement logic gatesY = AB+ ABC +AB (E+F)	4M
Ans:	a Y = AB + ABC + AB(E+F) $= AB(1+c) + ABE + ABF$ $= AB + ABE + ABF$ $= AB(1+E) + ABF$ $= AB(1) + ABF$ $= AB(1) + ABF$ $= AB(1+F)$ $= AB$ $V = AB$	(Reducing Equation: 2 marks, Logic diagram: 2 marks)
b)	Simplify the following SOP expression with K-Mapi) $F(A, B, C, D) = \sum_{m} (0,1,3,4,5,7)$ ii) $F(A,B,C) = \sum_{m} (0,1,3,4,6).$	4M
Ans:	{**Note: Steps marking shall be considered **} i) $F(A, G, c, D) = \leq m(O, 1, 3, 4, 5, 7)$ $\overrightarrow{AB} = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = $	(Simplifica tion: 2 marks each)

c)	Draw and explain the block diagram of IC–74147 decimal to BCD encoder. Write truth table.	4M
Ans:	Explanation: IC 74147 is basically a 10:4 encoder or decimal to BCD encoder. A1 to A9 inputs are the active low inputs and A, B, C and D are the active low outputs.A1 has the lowest priority and A9 has the highest priority. In response to the inputs, chip produces inverted BCD code corresponding to the highest numbered Active input as shown in the truth table.	(Diagram: 1 mark, truth table :2 marks, explanatio n: 1 mark)
	Diagram: Nine $\begin{pmatrix} A_1 \\ A_2 \\ A_3 \\ A_4 \\ A_5 \\ A_5 \\ A_6 \\ A_7 \\ A_8 \\ A_9 \\ A_9 \\ C \\ $	
	Truth Table:	
	Inputs Outputs (Inverted BCD) Normal BCD \$\vec{A_1}{A_2}\$ \$\vec{A_3}{A_4}\$ \$\vec{A_5}{A_6}\$ \$\vec{A_7}{A_8}\$ \$\vec{A_9}{B}\$ \$\vec{D}{C}\$ \$\vec{B}{B}\$ \$\vec{A}{D}\$ \$\vec{D}{C}\$ \$\vec{B}{B}\$ \$\vec{A}{D}\$ \$\vec{D}{D}\$ \$\vec{D}\$ \$	
d)	Describe working of R-2R ladder type DAC.	4M
Ans:	R-2R ladder DAC uses two resistors R & 2R. The input is applied through digitally controlled switches. Image: Rest of the input is applied through the input is applied the input is applied through the input is a	(Explanat on: 2 marks , Diagram: 2 marks)







6.		Attempt any four of the following :	16 Marks
	a)	Draw neat block diagram of Ramp ADC and explain its working.	4 M
	Ans:	$ \begin{array}{c} $	(Explanati on: 2 marks, Diagram: 2 marks)
		Fig: Ramp ADC	
		Working the counter is reset to zero first by applying a reset pulse. Then after releasing the reset pulse, the clock pulse are applied to the counter through an AND gate Initially the DAC output is zero. Therefore the analog input voltage VA is greater than the DAC output V_d i.e., $V_A > V_d$ The comparator output is high and the AND gate is enabled .Thus the clock pulses are allowed to pass through the .AND gate to the counter output acts as input to DAC, the DAC output which is in staircase waveform also increase. As long as the DAC output $V_d < V_A$ this process will continue, as the comparator output is high than the input analog voltage i.e. $V_d > V_A$, the comparator output becomes low so that AND gate is disabled and stop the clock pulse i.e. counting stops. Thus the digital output of the counter represents the analog input voltage vA. When the analog input change to a new value, a second reset pulse is applied to the counter to clear it again the counting starts.	
	b)	State the application of shift register (any four).	4 M
	Ans:	 Application of Shift Registers 1. Delay line 2. Serial to parallel converter 3. Parallel to serial converter 4. Ring counter 5. Twisted Ring counter 6. Sequence generator 	(Any four applicatio n :1 mark each)

c)	Implement following logical equation using multiplexer: Y (A, B, C) = \sum_{m} (0, 1, 2, 3, 6, 7).	4M
Ans:	$\frac{1}{1} (1, 0, 0) \sum_{m} (0, 1, 2, 3, 0, 7).$	(Implementation: 4 marks)
d)	Perform the binary arithmetic i)(11011.11) ₂ + (11011.01) ₂ = (?) ₂ (ii) (11101.1101) ₂ - (101.011) ₂ = (?) ₂	4M
Ans:	{**Note: Steps marking should be given marks**} ?> (!!0!!.!!)_2 + (!!0!!.0!)_2 = (?)_2 $\frac{1}{10} \frac{1}{10} \frac{1}{10} \frac{1}{10} \frac{1}{10} \frac{1}{10000000000000000000000000000000000$	(Each conversion : 2 marks)

e)	Draw symbol for 3 input OR gate with truth table and 3 input NAND gate with truth table.	4M
Ans:	OR GATE: A B C OR gale Y = A+B+C A B C Y = A+B+C Y = A+B+C Y = A+B+C A C C C C C C C C C C C C C	(Symbol: 1 mark each Truth Table: 1 mark each)
	NAND GATE: $ \begin{array}{c} $	
f)	Define the following specification of A-D Converter i) Conversion time (ii) Resolution.	4M
Ans:	 i) Conversion time: It is the total time required to convert the analog input signal into a corresponding digital output. This Conversion rate is also called as speed. This varies with analog voltage. ii) Resolution: Resolution is define as the maximum number of digital output codes. This is same as that of a DAC. Resolution is defined as the ratio of change in the value of the input analog voltage VA, required to change the digital output by 1 LSB. 	(Definition: 2 marks each)
	Resolution= $\frac{V_{FS}}{2^n-1}$	