## WINTER - 15 EXAMINATION

Model Answer
Subject Name: DIGITAL TECHNIQUES

## Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate's understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.

## Marks

1. A) Attempt any six:

12
a) Define positive and negative logic digital system.
(Definition - 1 Mark each)
Ans:
Positive Logic system- Logic system in which the higher of two levels is represented by 1 and the lower level is represented by 0

Negative Logic system- Logic system in which the lower of two levels is represented by 1 and the higher level is represented by 0
b) Define:
i). Fan In
ii). Fan Out
(1 Mark each)
Ans:
Fan in-The number of inputs of a logic gate
Fan out- The Maximum number of similar logic gates which can be driven by a logic gate.

## WINTER-15 EXAMINATION

Model Answer
Subject Name: DIGITAL TECHNIQUES
c) Draw the symbol and truth label of AND and OR gate.
(Correct symbol and Truth table - 1 Mark each)
Ans:


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{X}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | 1 | $\mathbf{0}$ |
| 1 | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 1 | 1 |


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{X}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 1 |
| $\mathbf{1}$ | 1 | 1 |

d) Give the name of universal gate. Why they called as universal gate? (Naming - 1 Mark, Reason - 1 Marks) (Any relevant definition - 1 Mark)
Ans:
NAND and NOR gates are called as Universal gates.
NAND and NOR gates can perform all basic logical operations, hence they are called as universal gates

## WINTER - 15 EXAMINATION

Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
e) Perform the following conversion
i. $(25.45)_{D}=(?)_{B}$
ii. $\quad(11011010)_{\mathrm{B}}=(\text { ? })_{\mathrm{H}}$
(1 Mark each for correct conversion)
Ans:
e)- Perform following conversion.

| 2 | 25 | 1 |
| :---: | :---: | :---: |
| 2 | 12 | 0 |
| 2 | 6 | 0 |
| 2 | 3 | 1 |
|  | 1 | 1 |

$(0.45)_{D}=$ ( $\left.\quad\right)_{B}$
$0.45 \times 2=0 ; 90$

$0.2 \times 2=0.4$

$$
(0.45)_{10} \approx(01110)_{2}
$$

ie $(25 \cdot 45)_{D} \approx(11001.01110)_{B}$
(1. A)
$(11011010)_{B} \approx(?)_{H}$
Make a group of four from right to left and add zero's to mAB (if needed) and write equival. Hex. No. $\left(\frac{11011010}{D} \frac{A}{D}\right)(D A)_{H}$

## WINTER-15 EXAMINATION

 Model AnswerSubject Code: 17333
Subject Name: DIGITAL TECHNIQUES
f) List any four Boolean laws.
(Any Four Boolean Law-2 Marks)
Ans:

| $A \cdot B=B \cdot A$ |
| :--- |
| $A+B=B+A$ |
| $A \cdot(B \cdot C)=A \cdot B \cdot C$ |
| $A+(B+C)=A+B+C$ |
| $A \cdot A=A$ |
| $A+A=A$ |
| $\overline{\bar{A}}=A$ |
| $A \cdot \bar{A}=0$ |
| $A+\bar{A}=1$ |
| $A \cdot 1=A$ |
| $A \cdot 0=0$ |
| $A+1=1$ |
| $A+0=A$ |
| $\overline{A B}=\bar{A}+\bar{B}$ |
| $A+B=\bar{A} \bar{B}$ |
| $A \cdot(B+C)=(A \cdot B)+(A \cdot C)$ |
| $A+(B C)=(A+B) \cdot(A+C)$ |
| $A \cdot(A+B)=A$ |
| $A+(A B)=A$ |
| $A \cdot(\bar{A}+B)=A B$ |
| $A+(\bar{A} B)=A+B$ |

g) Give the function of IC74147 \& IC74181.
(Correct function-1 Mark each)
Ans:

1. IC 74147- Decimal to BCD Encoder.

Encoder IC 74147 converts Decimal number to BCD.
2. IC 74181- Arithmetic Logic Unit (ALU)

ALU IC 74181 performs various Arithmetic and Logical operations.
h) List any two advantages of R-2R ladder DAC.
(Any two advantages - 1 Mark each)
Ans:

1. It is slightly complicated in construction.
2. It requires resistors of only two values, hence easy to build circuit.
3. It can be easily expanded o handle more number of bits by adding more sections of the R-2R resistors.
4. It requires two resistors per bit
5. Due to small resisters can be fabricated monolithically with high accuracy and stability
B) Attempt any two:
a) Compare TTL and CMOS (any four points).
(Any Four points - 1 Mark each)
Ans:

| Parameter | TTL | CMOS |
| :---: | :---: | :---: |
| Propagation Delay | 10 ns | 70 ns |
| Noise Margin | Moderate | High |
| Fan Out | 10 | $20-50$ |
| Figure of Merit | 100 pJ | 0.7 pJ |
| Power dissipation per <br> gate | 10 mW | 0.1 mW |
| Speed power product | 100 pJ | 0.7 pJ |
| Circuit complexity | Complex | Moderately Complex |
| Basic Gates | NAND | NAND /NOR |
| Applications | Lab and <br> demonstration <br> equipments | Portable equipment as <br> they consume less power |

## WINTER - 15 EXAMINATION

Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
b) Draw truth table of 3 inputs EX-OR gate. Draw its symbol. Also give its output expression. (Symbol-1 Mark, Expression - 1 Mark, truth table - 2 Marks)

## Ans:

| Inputs |  |  | outputs |
| :---: | :---: | :---: | :---: |
| $\mathbf{W}$ | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Q}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{C}$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Output Expression: $\mathbf{Q}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{C}$

## WINTER - 15 EXAMINATION

## Model Answer

Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
c) Perform (9) 10 $_{10}$ - (4) $)_{10}$ using 1's and 2 's complement method.
(2 Marks each)

## Ans:

c) $(9)_{10}=(1001)_{2}$
$(4)_{10}=(0100)_{2}$
i) I's complement of $(0100)_{2}=(1011)_{2}$

By Adding (9) \& I's complement of (4) 1.

$$
(9)_{10} \quad 1001
$$

I's complementof (4) $10 \frac{+1011}{\square 0100}$ result
Carry is generated, hence answer is positive
\& in its true form.
By adding final carry to the result,

ii) Using 2's complement me thad. 2 's complement of (4) $10 \Rightarrow 1011$ i's complement of $(4)$.

| +1 |
| :---: |
| 1100 |

By Adding $(g)_{10} \& 2$ 's complement of (4),

$$
(9)_{10} \quad 1001
$$

2 ' scomplement of $(4)_{10} \frac{1100}{1} \quad$ Ans $=0101$
Discard carry $\rightarrow 110101$
Final carry indicates that the answer is positive \& in its true form:-(9) $10-(4)_{10}=(5)_{10}$

## WINTER - 15 EXAMINATION

## Model Answer

Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
2. Attempt any four:
a) Define De-Morgan's theorem and prove it.
(Theorem - 1 Mark each, Proof/Verification - 1 Mark each)
Ans:
Theorem1: It state that the, complement of a sum is equal to product of complements
Verification of the second theorem :

| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{A}+\mathbf{B}}$ | $\overline{\mathbf{A}}$ | $\overline{\mathbf{B}}$ | $\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |

LHS $\overline{\mathbf{A}+\mathbf{B}}=\overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$
RHS

Truth table to verify De-Morgan's second theorem

Theorem2: It states that, the complement of a product is equal to sum of the complements.

| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{A B}}$ | $\overline{\mathbf{A}}$ | $\overline{\mathbf{B}}$ | $\overline{\mathbf{A}}+\overline{\mathbf{B}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | $\mathbf{1}$ |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |

: LHS Verification of the theorem $\overline{\mathbf{A B}}=\overline{\mathbf{A}}+\overline{\mathbf{B}}$

## WINTER - 15 EXAMINATION

## Model Answer

Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
b) Implement the following logical expression using gates
i). $\quad \mathbf{Y}=\mathbf{A B}+\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}+\overline{\mathrm{A}} \cdot \mathbf{B}$
ii). $\quad \mathbf{Y}=\overline{\mathrm{A}} \overline{\mathrm{B}} \mathbf{C}+\mathbf{A C}$.
(2 Marks for each Correct Implementation)
Ans:

Q2b)
i) $\quad y=A \cdot B+\bar{A} \cdot \bar{B}+\bar{A} \cdot B$

ii) $A$

c) $\quad$ Add $(83)_{10}$ and (34) $)_{10}$ in BCD.
(1 Mark for BCD, 1 Mark for Addition, 1 Mark, Valid conversion, 1 Mark for Correct answer)

Ans:

$$
\begin{aligned}
& (83)_{10} \quad(1000 \quad 0011)_{B C D} \\
& \frac{+(34)_{10}+(00110100)_{B C D}}{(01011} \underbrace{10111}_{\substack{\text { Invalid } \\
B C D}} \underbrace{010}_{\substack{\text { Valid } \\
B C D}}
\end{aligned}
$$

Add 6 to invalid $B C D$


## WINTER - 15 EXAMINATION

## Model Answer

d) Design Half adder circuit using K-Map technique.
(Truth Table - 2 Marks, k-map- 1 Mark, basic gates - 1 Mark)
Ans:

## Truth Table

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{o}$ | $\mathbf{o}$ | $\mathbf{o}$ | $\mathbf{o}$ |
| $\mathbf{o}$ | $\mathbf{1}$ | $\mathbf{o}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{o}$ | $\mathbf{o}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{o}$ |



$c=A B$
$S=A \oplus B$


# MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION 

(Autonomous)
(ISO/IEC - 27001-2005 Certified)
WINTER - 15 EXAMINATION
Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
e) Draw 16:1 MUX using 4:1 MUX
(Correct implementation-4 Marks)
Ans:


## WINTER - 15 EXAMINATION

Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
f) Draw the block diagram and truth table of Octal to Binary encoder IC 74148. (Block diagram-2 Marks, Truth table - 2 Marks)

Ans:


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION


Subject Code: 17333
(ISO/IEC - 27001 - 2005 Certified)
WINTER -15 EXAMINATION
Model Answer
3. Attempt any four :
a) Implement the Boolean expression using NOR gate only

$$
\mathbf{Y}=A+\bar{B} \mathbf{C}+A C
$$

(Proper correct labeled diagram using NOR gate. - 4 Marks)
Ans:
Q.39) Any one of the following 4 marksonie

Ans:- $\quad Y=A+\bar{B} C+A C$

$$
Y=A+A C+\bar{B} C \quad(2 \text { marks })
$$

$y=A(1+C)+\bar{B} C$ since $1+C=1$

$$
y=A+\bar{B} C
$$





OR

## WINTER - 15 EXAMINATION

## Model Answer

## OR


b) Convert the Boolean expression into standard SOP form
$\mathbf{Y}=\mathbf{A} \overline{\mathbf{B}} \mathbf{C}+\mathbf{B} \overline{\mathbf{D}}$
(Properly converted expression -4 Marks, can give Marks to steps)
Ans:


## WINTER - 15 EXAMINATION

## Model Answer

Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
c) In the following circuit as shown in fig.No.1. What will be the output ' $X$ '?

(Proper correct labeled diagram using NOR gate - 4 Marks)

Ans

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Y 1}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |


| $\mathbf{Y 1}=\mathbf{S 1}$ | $\mathbf{C}=\mathbf{0}$ | $\mathbf{X i}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}\left(\mathbf{I}_{\mathbf{0}}\right)$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}\left(\mathbf{I}_{\mathbf{2}}\right)$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}\left(\mathbf{I}_{\mathbf{2}}\right)$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}\left(\mathbf{I}_{\mathbf{0}}\right)$ |


| $\mathbf{Y 1}=\mathbf{S 1}$ | $\mathbf{C}=\mathbf{1}$ | $\mathbf{X i}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}\left(\mathbf{I}_{\mathbf{1}}\right)$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}\left(\mathbf{I}_{\mathbf{3}}\right)$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}\left(\mathbf{I}_{\mathbf{3}}\right)$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}\left(\mathbf{I}_{\mathbf{1}}\right)$ |

(ISO/IEC - 27001 - 2005 Certified)
WINTER -15 EXAMINATION
Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES
d) Minimize the following expression using K-Map

$$
Y=\sum m(1,5,6,7,11,12,13,15)
$$

(Stepwise solution -4 Marks)
[**Note: Probable grouping of 1's can be considered]
Ans:
Q. 3 d) Minimize the following expression using $k-m$ ap

$$
y=\sum m(1,5,6,7,11,12,13,15)
$$

Ans.- There are four variables in $k$-map.


$$
\begin{aligned}
& E_{1}=A B C \\
& E_{2}=\overline{A C D} \\
& E_{3}=\overline{A B C} \\
& E 4=A C D
\end{aligned}
$$

$$
\begin{aligned}
& Y=A B C+A C D+\overline{A C D}+\bar{A} B C \\
& Y=A(B \bar{C}+C D)+\bar{A} C \overline{C D}+B C)
\end{aligned}
$$


e) Give any four differences between combinational and sequential logical circuit. (Any 4 points can be considered - 1 Mark for each difference point)

Ans:

|  | Combinational Circuit | Sequential Circuit |
| :--- | :---: | :---: |
| 1 | Here the output at any instant of <br> time depends upon the inputs <br> present at that instant | Here the output at any instant of time <br> depends upon the inputs present as well as <br> past input/outputs. |
| 2 | Memory element is not required | Memory element is required to provide <br> previous input ,,outputs |
| 3 | i.e. Adder, Subtractor, Multiplexer, <br> De-multiplexer, Code converters | i.e. Flip-flop, Shift registers, counters <br> 4 <br> As there is no memory element <br> previous state of input does not <br> have any effect on present state of <br> the circuit. <br> 5 <br> The sequence in which the inputs <br> are being applied has no effect on <br> the output of combinational circuit. <br> 6 <br> Clock input is not requiredThe sequence in which the inputs are <br> being applied should be maintained as <br> output depends on previous state of circuit feedback |

## WINTER-15 EXAMINATION

Model Answer
f) How many flip-flops are required to build a shift register to store following number
i) Decimal 28
ii) Binary 6 bits
iii) Octal 17
iv)Hexadecimal A.
(Basic Diagram of biometric authentication - 2 Marks, explanation of process - 2 Marks)
Ans:

| Situation | Situation | No. of flip- <br> flops |
| :---: | :--- | :---: |
| Decimal 28 | i.e. $2^{5}=32$ states | 5 |
| Binary 6 bit | i.e. $2^{6}=64$ states | 6 |
| Octal 17 | i.e. $8^{2}=64$ states | 4 |
| Hexadecimal A | i.e. $16^{1}=16$ states | 4 |

4. Attempt any four:
a) Design a 3 bit asynchronous counter. Draw its truth table.
(Explanation, Diagram-3 Marks, Truth table - 1 Mark)

Ans:
Following figure shows 3-bit asynchronous counter. It uses 3 flip-flops, i.e. it has $2^{3}=8$ states The clock pulse is applied to flip-flop A and $\mathrm{Q}_{\mathrm{A}}$ output of flip-flop A acts as a clock input for Flip-flop $B$ and $Q_{B}$ output of flip-flop $B$ acts as a clock input for Flip-flop C.

## WINTER-15 EXAMINATION

## Model Answer



| TRUTH TABLE FOR 3-BIT ASYNCHRONOUS COUNTER |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DECIMAL <br> COUNT | QC | QB | QA | STATE |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| 2 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{3}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{4}$ |
| $\mathbf{4}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{5}$ |
| $\mathbf{5}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{6}$ |
| $\mathbf{6}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{7}$ |
| 7 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{8}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |

Timing diagram is OPTIONAL

## WINTER - 15 EXAMINATION

Model Answer
Subject Code: 17333
Subject Name: DIGITAL TECHNIQUES

b) Explain any four specification of DAC.
(1 Mark for each detail specification (Any Four) in short)
Ans:

1. Resolution: of a DAC can be defined in two different ways:
a. Resolution is the number of different analog output voltage values that can be provided by a DAe. For an n-bit DAe

## Resolution= 2

b. Resolution is defined as the ratio of change in analog output voltage resulting from a change of 1 LsB at the digital input

$$
\text { Resolution }=\frac{V_{F S}}{2^{n}-1}
$$

VFs is defined as the full scale analog output voltage i.e the analog output voltage when all the digital input with all digits 1.
2. Accuracy:

- Accuracy indicates how close the analog output voltage is to its theoretical value. It indicates the deviation of actual output from the theoretical value. Accuracy depends on the accuracy of the resistors used in the ladder, and the precision of the reference voltage used. Accuracy is always specified in terms of percentage of the full scale output that means maximum output voltage
Example: - If the full scale output is 15 V and accuracy is $\pm 0.1$ percent then the Maximum error is $0.001 \times 15=0.015 \mathrm{~V}$ or 15 mV .


## WINTER - 15 EXAMINATION

Model Answer

## 3. Linearity:

- The relation between the digital input and analog output should be linear.
- However practically it is not so due to the error in the values of resistors used for the resistive networks.

4. Temperature sensitivity:

- The analog output voltage of D to A converter should not change due to changes in temperature.
- But practically the output is a function of temperature. It is so because the resistance values and OPAMP parameters change with changes in temperature.

5. Settling time:

- The time required to settle the analog output within the final value, after the change in digital input is called as settling time.
- The settling time should be as short as possible.


## 6. Long term drift

- Long term drift are mainly due to resistor and semiconductor aging and can affect all the characteristics.
- Characteristics mainly affected are linearity, speed etc.


## 7. Supply rejection

- Supply rejection indicates the ability of DAe to maintain scale, linearity and other important characteristics when the supply voltage is varied.
- supply rejection is usually specified as percentage of full scale change at or near full scale voltage at $25^{\circ} \mathrm{e}$


## 8. Speed:

- It is defined as the time needed to perform a conversion from digital to analog.
- It is also defined as the number of conversions that can be performed per second.
- The speed of DAC should be as high as possible


## WINTER-15 EXAMINATION Model Answer

c) Draw clock signal. Explain various triggering methods.
(Clock signal-1 Mark, each triggering method 1 and ½ Mark each)
Ans:


## WINTER-15 EXAMINATION <br> Model Answer

Subject Name: DIGITAL TECHNIQUES

## There are following types of triggering:

Level Triggering:
In this the result of digital circuit responding to the level of clock input.
There are two sub types:

- High level triggering
- Low Level Triggering


## Edge Triggering:

The result of digital circuit is responding to the negative or positive edge.

- Positive edge triggering (Rising)
- Negative edge triggering (Falling)
d) Draw and explain D flip-flop using SR flip-flop. Also draw truth table (Explanation-2 Marks, Diagram - 2 Marks)

Ans:


## WINTER-15 EXAMINATION

Model Answer
Subject Name: DIGITAL TECHNIQUES

Due to Inverter $S$ and $R$ will always be the complements of each other hence $S=R=0$ or $S=R=1$ conditions never appear.

| $\mathbf{D}$ | $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q n + 1}$ | Qn+1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |

e) Draw a neat labeled diagram of static RAM Cell and explain it.
(Explanation - 2 Marks, Diagram - 2 Marks)
Ans:


Each bit in an SRAM is stored on four transistors (M1, M2, M3, M4) that form two crosscoupled inverters. This storage cell has two stable states which are used to denote $\mathbf{0}$ and $\mathbf{1}$. Two additional access transistors serve to control the access to a storage cell during read and write operations. A typical SRAM uses six MOSFETs to store each memory bit. In addition to such 6 T SRAM, other kinds of SRAM chips use 8T, 10T, or more transistors per bit.
Access to the cell is enabled by the word line (WLin figure) which controls the two access transistors M5 and M6 which, in turn, control whether the cell should be connected to the bit lines: BL and BL. They are used to transfer data for both read and write operations.
During read accesses, the bit lines are actively driven high and low by the inverters in the SRAM cell. The size of an SRAM with $m$ address lines and $n$ data lines is $2^{m}$ words, or $2^{m} \mathrm{x} n$ bits.

## WINTER-15 EXAMINATION <br> Model Answer

f) Draw the circuit diagram of successive approximation ADC and explain it. (Explanation-2 Marks, Diagram - 2 Marks)
Ans:


## OR



# WINTER-15 EXAMINATION 

## Model Answer

Subject Name: DIGITAL TECHNIQUES

Working: The comparator serves the function of the scale, the output of which is used for setting / resetting the bits at the output of the programmer. This output is converted into equivalent analog voltage from which offset is subtracted and then applied to the inverting input terminal of the comparator. The outputs of the programmer will change only when the clock pulse is present.

To start the conversion, the programmer sets the MSB to 1 and all other bits to O. This is converted into analog voltage by the DAC and the comparator compares it with the analog input voltage. If the analog input voltage $\mathrm{Va}>=\mathrm{Vi}$, the output voltage of the comparator is HIGH , which sets the next bit also. On the other hand if $\mathrm{Va}<=\mathrm{Vi}$, Then the output of the comparator is LOW which resets the MSB and sets the next bit. Thus a 1 is tried in each bit of DAC until the binary equivalent of analog input voltage is obtained.
5. Attempt any four:
a) Perform (22) ${ }_{10}-(54)_{10}$ in BCD using 10's complement method.

## Ans:

## Let $A=22$ and $B=54$

Step 1: Find 10's compliment of B
Subtract 54 from 99 and then add 1
99

- 54

45
$+1$
46
So 10 's(B) $=46$
(1 mark)
Step 2: Add A and 10's of (B)

(1 mark)
Carry

## WINTER-15 EXAMINATION

Model Answer

Step 3: As carry generated is Zero, The answer is in negative form and not in its true form so we have to take its 10 's Compliment

| 1001 | 1001 |
| :---: | :---: |
| 0110 | 1000 |
| 0011 | 0001 |
| $+$ | 1 |
| 0011 | 0010 |
| - 3 | 2 |

> (2 mark)

So, $(22)_{10}-(54)_{10}=(-32)_{10}$
b) List different types of flip-flop. Draw the diagram of master Slave JK flip -flop.
(Types - 2 Marks, Diagram-2 Marks)

## Ans:

Types of Flip-Flops

- RS flip-flop
- JK flip-flop
- D flip-flop
- T flip-flop


## Circuit Diagram



Fig: Master Slave JK Flip-Flop

## WINTER -15 EXAMINATION

 Model Answerc) $\quad$ Simplify $Y=(\underset{\mathbf{A}}{\mathbf{B}} \mathbf{A}+\mathbf{A B})$.
(Simplificatio n-4 Marks)
Ans:

$$
\begin{aligned}
& \text { 5) c) Simplify } \quad Y=(\overline{\overline{A B}+\bar{A}+A B}) \\
& \text { Ans:- } \quad Y=(\overline{\overline{A B}+\bar{A}+A B})
\end{aligned}
$$

Apply De'morgans theorem to eqn (1)

$$
Y=(\overline{\overline{A B}}) \cdot(\overline{\bar{A}}) \cdot(\overline{A B}) \quad(\because \overline{A+B}=\bar{A} \cdot \bar{B})
$$

$$
Y=(A B) \cdot(A) \cdot(\overline{A B}) \quad(\because \overline{\bar{A}}=A)
$$

$$
y=(A A B) \cdot(\overline{A B}) \quad \text { (Multiply) }
$$

$$
y=(A B) \cdot(\overline{A B})
$$

$$
\text { Let } A B=C
$$

$$
\text { (2) } \Rightarrow y=c \cdot \bar{c}
$$

$$
y=0 \quad(\because c \cdot \bar{c}=0)
$$

$$
y=(\overline{\overline{A B}+\bar{A}+A B})=0
$$

$$
\begin{aligned}
& O R \\
Y & =A B \cdot(\overline{A B})-2
\end{aligned} \quad \begin{aligned}
& \text { Apply De-morgans theorem } \\
& Y=A B \cdot(\bar{A}+\bar{B}) \\
& Y=A \bar{A} B+A B \bar{B} \\
&=0 \cdot B+A \cdot 0 \quad(\because A \bar{A}=0, B \bar{B}=0) \\
&=0+0 \\
&=0
\end{aligned}
$$

## WINTER-15 EXAMINATION

Model Answer
d) Draw the diagram of serial in parallel out (SIPO) shift register. Also draw timing diagram.
(Diagram -2 Marks, Timing Diagram - 2 Marks)
Ans:
A serial-in/parallel-out shift register is similar to the serial-in/ serial-out shift register in that it shifts data into internal storage elements and shifts data out at the serial-out, data-out, pin. It is different in that it makes all the internal stages available as outputs. Therefore, a serial-in/parallelout shift register converts data from serial format to parallel format. If four data bits are shifted in by four clock pulses via a single wire at data-in, below, the data becomes available simultaneously on the four outputs $\mathrm{Q}_{\mathrm{A}}$ to $\mathrm{Q}_{\mathrm{D}}$ after the fourth clock pulse.


Figure: Serial in parallel out


Figure: Timing Diagram

## WINTER-15 EXAMINATION

Model Answer
e) Draw the block diagram of ALV 74181 and explain each block.
(Diagram - 2 Marks, Blocks Explanation-2 Marks)
Ans:

## Arithmetic Logic Unit (ALU):

1. The heart of every computer is an Arithmetic Logic Unit (ALU). This is the part of the computer which performs arithmetic as well as logical operations 74181 is a 24 -pin IC in dual in line (DIP) package.
2. $\mathrm{A}(\mathrm{A} 0-\mathrm{A} 3)$ and $\mathrm{B}(\mathrm{B} 0-\mathrm{B} 3)$ are the two 4 bit variables. It can perform a total of 16 arithmetic operations which includes addition, subtraction, compare and double operations. It provides many logic operations such as AND, OR, NOR, NAND, EX-OR, compare, etc. on the two four bit variables.
3. 74181 is a high speed 4 bit parallel ALU. It is controlled by four function select inputs (S0S3). These lines can select 16 different operations for one mode (arithmetic) and 16 another operations for the other mode (logic).
4. M is the mode control input. It decides the mode of operation to be either arithmetic or logic. Mode $\mathrm{M}=0$ For arithmetic operations. $\mathrm{M}=1$ For logic operations.
5. G and P outputs are used when a number of 74181 circuits are to be used in cascade along with 74182 the look ahead carry generator circuit to make the arithmetic operations faster
6. $\mathrm{A}=\mathrm{B}$ it is Equality output
7. F (F0-F3) 4-bit binary Data Output
8. $\overline{\mathrm{C}_{\mathrm{n}}}$ : carry input (active-low)
9. $\overline{\mathrm{C}}_{\mathrm{n}+4}$ carry output (active-low)


Figure: 74181 ALU
f) Draw the pin diagram of universal shift register IC 7495.List any two applications of shift register.
(Pin diagram - 2 Marks, Applications - 2 Marks (any 2))
Ans:


Figure: Pin diagram of IC 7495
Application of Shift Registers

1. Delay line
2. Serial to parallel converter
3. Parallel to serial converter
4. Ring counter
5. Twisted Ring counter
6. Sequence generator

## WINTER-15 EXAMINATION

Model Answer
6. Attempt any two:
a) i) Draw block diagram and truth table of 1:4 demultiplexer.
(Diagram - 1 Mark, Truth table - 1 Mark)
Ans:
1-to-4 Demultiplexer has a single input (D), two selection lines (S1 and S0) and four outputs (Y0 to Y3). The input data goes to any one of the four outputs at a given time for a particular combination of select lines.
The block diagram of 1:4 DEMUX is shown below.


The truth table of this type of demultiplexer is given below.
From the truth table it is clear that, when $\mathrm{S} 1=0$ and $\mathrm{S} 0=0$, the data input is connected to output Y 0 and when $\mathrm{S} 1=0$ and $\mathrm{s} 0=1$, then the data input is connected to output Y 1 .
Similarly, other outputs are connected to the input for other two combinations of select lines.

| Data Input | Select Inputs |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | $\mathrm{S}_{1}$ | $\mathrm{~S}_{0}$ | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ |  |
| D | $\mathbf{0}$ | 0 | 0 | 0 | 0 | D |  |
| D | $\mathbf{0}$ | 1 | 0 | 0 | D | 0 |  |
| D | 1 | $\mathbf{0}$ | $\mathbf{0}$ | D | 0 | 0 |  |
| D | 1 | 1 | D | $\mathbf{0}$ | $\mathbf{0}$ | 0 |  |

## WINTER -15 EXAMINATION

Model Answer
ii) Design half-substractor using NAND gate only.
(Diagram - 1 Mark, Truth table - 1 Mark, Equations - 2Marks - Implementation - 2 Marks)
Ans:

$$
\begin{align*}
& B-\begin{array}{l}
\text { Half } \\
\text { Subtractor - Borrow ( } B_{0} \text { ) }
\end{array} \\
& \text { Truth Table } \\
& \text { From the above truth table, we can } \\
& \text { compute the following equation } \\
& \text { Difference }(D)=A \oplus B \\
& =\bar{A} B+A \bar{B}  \tag{1}\\
& \text { Borrow }\left(B_{0}\right)=\bar{A} B \\
& \text { (1) } \Rightarrow D=\bar{A} B+A \bar{B} \\
& \text { Taking Double Compliment } \\
& =\overline{\bar{A} B+A \bar{B}} \\
& =\overline{\overline{\bar{A} B} \cdot \overline{A \bar{B}}} \quad(\because \overline{A+B}=\bar{A} \cdot \bar{B}) \\
& \text { (2) } \Rightarrow B_{0}=\bar{A} B \\
& =\overline{\overline{\bar{A} B}} \tag{4}
\end{align*}
$$

## WINTER-15 EXAMINATION

Model Answer

b) i) Draw symbol and truth table of JK flip flop.
(Symbol-1 Mark, Truth Table - 1 Mark)
(Circuit diagram is Optional)
Ans:

JK FF:


## WINTER-15 EXAMINATION <br> Model Answer

Subject Name: DIGITAL TECHNIQUES

## Truth Table

| Inputs |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $K$ | $C$ | $Q$ | $Q^{\prime}$ | Comments |  |
| 0 | 0 | $\uparrow$ | $Q$ | $Q^{\prime}$ | No change |  |
| 0 | 1 | $\uparrow$ | 0 | 1 | RESET |  |
| 1 | 0 | $\uparrow$ | 1 | 0 | SET |  |
| 1 | 1 | $\uparrow$ | $Q$ | $Q$ | Toggle |  |

## OR

Truth Table

| J | K | CLK | Q |
| :--- | :--- | :---: | :--- |
| 0 | 0 | $\uparrow$ | $\mathrm{Q}_{0}$ (no change) |
| 1 | 0 | $\uparrow$ | 1 |
| 0 | 1 | $\uparrow$ | 0 |
| 1 | 1 | $\uparrow$ | $\overline{\mathrm{Q}}_{0}$ (toggles) |

OR

| Same as for the SR Latch | Input |  | Output |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | J | K | Q | Q |  |
|  | 0 | 0 | 0 | 0 | Memory no change |
|  | 0 | 0 | 0 | 1 |  |
|  | 0 | 1 | 1 | 0 | Reset Q > 0 |
|  | 0 | 1 | 0 | 1 |  |
|  | 1 | 0 | 0 | 1 | Set Q » 1 |
|  | 1 | 0 | 1 | 0 |  |
| Toggle action | 1 | 1 | 0 | 1 | Toggle |
|  | 1 | 1 | 1 | 0 |  |

ii) Define modulus of counter.
(Definition-2 Marks)
Ans:
Modulus Counter (MOD-N Counter)
Modulus of a counter is the no. of different states through which the counter progress during its operation. It indicates the no. of states in the counter; pulses to be counted are applied to counter. The circuit comes back to its starting state after counting N pluses in the case of modulus N counter.

The 2-bit ripple counter is called as MOD-4 counter and 3-bit ripple counter is called as MOD-8 counter. So in general, an n-bit ripple counter is called as modulo-N counter. Where, MOD number $=2^{\mathrm{n}}$.

## WINTER -15 EXAMINATION

Model Answer
Subject Name: DIGITAL TECHNIQUES
iii) Design a MOD-5 ripple counter.
(State Diagram - 1 Mark, Truth table - 1 Mark, Equation - 1 Mark, Logical Representation 1 Mark)
Ans:

1) State Diagram

2) Truth table for Reset Logic

| Flip Flop output |  |  |  | Output $(y)$ |
| :---: | :---: | :---: | :---: | :---: |
| State | $Q_{C}$ | $Q_{B}$ | $Q_{A}$ | of Reset Logic |
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 2 | 0 | 1 | 0 | 1 |
| 3 | 0 | 1 | 1 | 1 |
| 4 | 1 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 0 |
| 7 | 1 | 1 | 1 | 0 |

3) K-Map Simplification

## WINTER-15 EXAMINATION

Model Answer

c) i) List two advantages and two disadvantages of ADC
(Any two advantages - 2 Marks, Any two disadvantages - 2 Marks)
Ans:

## Advantages

1. High Resolution
2. High Stability (averages and filters out noise)
3. Low Power
4. High accuracy
5. Capable of high speed
6. Good tradeoff between speed and cost

Disadvantages

1. Cycle-Latency
2. Low Speed
3. Cost is high
4. Complex in design
5. Long conversion time

## WINTER-15 EXAMINATION

Model Answer
ii) Draw circuit diagram of weighted register DAC \& explain its function.
(Circuit diagram-2 Marks, Function-2 Marks)
[**Note: Expressions are Optional]
Ans:
Following figure shows the circuit diagram of weighted resistor DAC. This DAC circuit uses weighted values of resistor like $2 \mathrm{R}, 4 \mathrm{R}, 6 \mathrm{R}, 8 \mathrm{R}$ and so on depending on the digital inputs available therefore such type of network is known as weighted resistor DAC.


Figure: Weighted Resistor DAC


Figure: Weighted Resistor DAC

## WINTER-15 EXAMINATION

Model Answer
Subject Name: DIGITAL TECHNIQUES

This circuit consist of a transistor switch (shown by the upward arrow) which turns on the switch when digital input is ' 1 ' and if digital input becomes ' 0 ' it will opens the switch. When transistor switch gets closed a current flows through the weighted resistor due to reference voltage as shown in circuit diagram. When all such currents from different weighted resistors get added at summing point (which is also known as virtual ground) of operational amplifier it will produce proportional voltage as its output.

## For a 4 bit DAC the output V0 is given as follows:

$$
V_{o}=-V_{r e f}\left(S_{3} \times \frac{R f}{R 3}+S_{2} \times \frac{R f}{R 2}+S_{1} \times \frac{R f}{R 1}+S_{0} \times \frac{R f}{R 0}\right)
$$

Where S3, S2, S1 and S0 represents the status of the switches i.e. on or off (1 or 0).If resistors are in binary weights i.e. $R 3=2 R f, R 2=4 R f, R 1=8 R f$ and $R 0=16 R f$, the above equation can be written as,

$$
V_{o}=-V_{r e f}\left(\frac{S 3}{2^{\top}}+\frac{S 2}{2^{2}}+\frac{S 1}{2^{3}}+\frac{S 0}{2^{4}}\right)
$$

From the above equation we can say that for a 4 bit DAC, 4 switches produces 16 different combinations of output and hence produces 16 different output voltage. in general n-bit DAC produces $2^{\wedge} \mathrm{n}$ different discrete analog voltages.

