## 17333

## 21314

3 Hours / 100 Marks Seat No. $\square$
Instructions - (1) All Questions are Compulsory.
(2) Illustrate your answers with neat sketches wherever necessary.
(3) Figures to the right indicate full marks.
(4) Assume suitable data, if necessary.
(5) Mobile Phone, Pager and any other Electronic Communication devices are not permissible in Examination Hall.

## Marks

1. a) Attempt any SIX of the following:
i) State two advantages of digital system over analog system.
ii) Define with respect to digital ICs:
1) Fan-in
2) Noise immunity.
iii) State any two boolean laws.
iv) Draw symbol, logical expression and truth table of EX-OR gate.
v) Convert (57) ${ }_{10}$ into binary equivalent.
vi) Derive AND gate and OR gate using NAND gates only.
vii) Draw the truth table of digital comparator IC 7485.
viii) Define the following specifications of A to D converter:
i) Resolution
ii) Conversion time.
b) Attempt any TWO of the following:
i) Subtract using 1 's complement method:
3) $(11011)_{2}-(1010)_{2}$
4) $(10111)_{2}-(11000)_{2}$
ii) State and prove Demorgan's theorems.
iii) Convert the following:
5) $(11001)_{2}=(?)_{10}$
6) $(10101)_{2}=(?)_{8}$
7) $(37)_{8}=(?)_{2}$
8) $(5 \mathrm{AC})=(?)_{2}$
2. Attempt any FOUR of the following:
a) Derive NOT gate and AND gate using NOR gates only.
b) Simplify the following Boolean expressions using Boolean laws:
i) $\mathrm{A} \overline{\mathrm{B}}+\overline{\mathrm{A}} \mathrm{B}+\mathrm{AB}+\overline{\mathrm{A}} \overline{\mathrm{B}}$
ii) $(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{A}+\overline{\mathrm{B}}) \cdot(\overline{\mathrm{A}}+\mathrm{B})$
c) Perform the following binary operations.
i) $111.01 \times 110$
ii) $11001 \div 101$
d) Design a half subtractor circuit using K-map.
e) Minimize the following boolean expression using K-map.
$Y=\sum m(1,3,5,7,8,10,14)$
Draw the logical diagram of minimized expression using logic gates.
f) Draw the block diagram of octal to binary encoder and write its truth table.
3. Attempt any FOUR of the following:
a) Implement the logical expression using gates.

$$
\mathrm{Y}=\overline{\mathrm{AB}}+\overline{\mathrm{A}} \mathrm{C}+\mathrm{B} \overline{\mathrm{C}}
$$

b) Draw logic diagram of 1:4 demultiplexer. Write truth table of it.
c) Design 16:1 multiplexer using $4: 1$ multiplexers only.
d) Convert the following boolean expression into its standard forms:
i) $\quad \mathrm{Y}=\mathrm{A} \overline{\mathrm{B}}+\mathrm{AC}+\overline{\mathrm{B}} \mathrm{C}$
ii) $\quad \mathrm{Y}=(\mathrm{A}+\overline{\mathrm{B}}) \cdot(\mathrm{A}+\mathrm{C}) \cdot(\mathrm{B}+\overline{\mathrm{C}})$
e) What are the different triggering methods used in flip flops?
f) What is race around condition in JK flip flop and how it can be eliminated?
4. Attempt any FOUR of the following:
a) Draw the logical diagram of MOD-12 counter and describe its operation. Write its truth table.
b) State any four specifications of $A$ to $D$ converter.
c) Draw the logic circuit diagram of clocked SR flip flop using NAND gates. Write its truth table.
d) Explain the function of preset and clear terminals in JK flip flop. Write truth table of it.
e) Classify memories. Compare RAM and ROM on two points.
f) Draw the circuit diagram of weighted resistor type $D$ to $A$ converter. Describe its working.
5. Attempt any FOUR of the following:
a) Perform the following BCD arithmetic:
i) $(65)_{10}+(52)_{10}$
ii) $\quad(74)_{10}-(36)_{10}$
b) Draw the logic diagram of D type flip flop using NAND gates. Write its truth table.
c) Design a circuit using basic logic gates to realize the following function.
$Y=\bar{A} B+A C+\bar{B} C$
d) Draw the logical circuit diagram of 3 bit asynchronous up counter and describe its operation.
e) Draw the block diagram of BCD to seven segment decoder using IC 7447. Write truth table of it.
f) Draw the block diagram of SISO shift register and describe the operation.
6. Attempt any TWO of the following: $\mathbf{1 6}$
a) i) State the applications of multiplexer. 2
$\begin{array}{ll}\text { ii) Design full adder circuit using K-map. Draw designed } & 6 \\ \text { diagram using logic gates. }\end{array}$
b) i) Compare combinational and sequential logic circuits on 2 two points.
ii) State the applications of shift registers.
iii) Draw the block diagram of 4 bit PIPO shift register and 4 describe its operation with truth table and timing diagram.
c) i) Draw the circuit diagram of successive approximation type 4 A to D converter and describe its working.
ii) $\mathrm{A} D$ to A converter has a full scale analog output of 12 V with 4 bit binary inputs. Find the voltage corresponding to each analog step.

## 17333

## 21314

3 Hours / 100 Marks

