

Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 1/ 27

Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.

3) The language errors such as grammatical, spelling errors should not be given more

Importance (Not applicable for subject English and Communication Skills.

4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.

5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.

6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.

7) For programming language papers, credit may be given to any other program based on equivalent concept.

1.

a) Attempt any six of the following:

i. State two advantages of digital system over analog system. (Any 2 advantages 1 mark each)

- 1. They are less susceptible to noise.
- 2. The effect of fluctuation in the characteristic of the components, ageing of components etc. is very small in digital circuits.
- 3. Digital circuits have capability of memory which makes them suitable for computers.
- 4. More accurate.

ii. Define with respect to digital ICs: (1 mark each)

1. Fan-in

The number of inputs of a logic gate can handle.

2. Noise immunity.

The circuit's ability to tolerate noise signals is referred to as noise immunity. It is generally expressed in terms of high level and low level noise margins (expressed in voltage)

iii. State any two Boolean laws. (Any 2 laws 1 mark each)

OR	AND	Associative Law	Commutative	Distributive Law
Laws	Laws		Law	
A+0=A	A.1=A	(A.B)C=A.(B.C)	A.B=B.A	A.B+A.C=A(B+C)
A+1=1	A.0=0		A+B=B+A	(A+B)(A+C)=A+BC
A+A=A	A.A=A			
$A + \overline{A} = 1$	A. $\overline{A}=1$			




Summer – 14 EXAMINATION

Subject Code: 17333


Model Answer

Page 2/27

Draw symbol, logical expression and truth table of EX-OR gate. iv.



 $Y = A \oplus B = \overline{A}B + A\overline{B} \dots LOGICAL EXPRESSION$





Convert (57)10 into binary equivalent. v.

2	57	1
2	28	0
2	14	0
2	7	1
2	3	1
2	1	

$(57)_{10} = (111001)_2$

vi. Derive AND gate and OR gate using NAND gates only. (1 mark each)







Summer – 14 EXAMINATION

<u>Model Answer</u>

Page 3/ 27

(Cor	(Correct function table should also be awarded complete marks)										
	Compari	ng inputs	5	Casc	ading i	nputs	Outputs				
A ₃ ,B ₃	A_2, B_2	A_1, B_1	A_0, B_0	I _{A>B}	I _{A<b< sub=""></b<>}	I _{A=B}	Y _{A>B}	Y _{A<b< sub=""></b<>}	Y _{A=B}		
$A_3 > B_3$	Х	Х	Х	Х	Х	Х	Н	L	L		
$A_3 < B_3$	Х	Х	Х	Х	X	X	L	Н	L		
$A_3 = B_3$	$A_2 > B_2$	Х	Х	Х	X	X	Н	L	L		
$A_3 = B_3$	$A_2 < B_2$	Х	Х	Х	X	X	L	Н	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	Х	Х	X	X	Н	L	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	Х	Х	X	X	L	Н	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	Х	X	X	Н	L	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	Х	X	X	L	Н	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	Н	L	L	Н	L	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	Н	L	L	Н	L		
$A_3 = B_3$	$A_2=B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	Н	Н	L		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	Х	X	Η	L	L	Н		
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	Н	Η	L	L	L	L		

vii. Draw the truth table of digital comparator IC7485.(2 marks) (Correct function table should also be awarded complete marks)

viii. Define the following specifications of A to D converter: (1 mark each)

i. Resolution

Resolution: Number of discrete value it can produce over the range of analog values. OR

$$Resolution = \frac{V_D}{V_s \times 2^{n-B}} \times E$$

 V_D full scale input voltage range


V_s full scale output voltage range

ADC resolution is no of bits used to represent analog input signal.

ii. Conversion time.

Referring to the below fig. At $t=t_0$ a SOC signal is given to the ADC and at $t=t_1$ we get EOC output.

The time difference between these two instants is called as "Conversion time". The conversion time should be as small as possible. Practically it can have value from a few hundreds of μ S to a few msec.





Subject Code: 17333



Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 4/ 27

- **b)** Attempt any Two of the following:
 - i. Subtract using 1's complement method (2 marks each) 1. (11011)₂-(1010)₂

1's compliment subtraction
1)
$$(1101)_{2} - (1010)_{2}$$

11011
-01010 1's compl. + 10101
end around 110000
Carry to be + 1
addled to USB 10001 Answer

2. $(10111)_2 - (11000)_2$

$$\frac{(10111)_{2} - (1000)_{2}}{10111}$$

$$-\frac{1000}{1000} \xrightarrow{1's compl.} 00111}{1110}$$
No carry indicates
that the answer is
negative and in 1's
(ompliment form

ii. State and prove DeMorgan's theorems. (2 marks each) DeMorgan's first theorem

Compliment of a product is equal to the sum of the compliment i.e.

			I	A.B = A	+ B	
Α	В	\overline{A}	\overline{B}	A.B	$\overline{A.B}$	$\overline{A} + \overline{B}$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Since the last 2 columns are same, theorem is proved.

DeMorgan's second theorem

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

Compliment of a sum is equal to the product of compliments

Α	B	\overline{A}	\overline{B}	A + B	$\overline{A+B}$	A.B
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0



Subject Code: 17333

iii.

Summer – 14 EXAMINATION

<u>Model Answer</u>

Page 5/27

Since the last two columns are same, theorem is proved.

- **Convert the following: (1 mark each)**
 - 1. $(11001)_2 = (?)_{10}$

$$| 100| \\ | 1 \times 2^{\circ} = 1 \quad f \cdot (11001) = (25)_{10} \\ 0 \times 2^{1} = 0 \\ 0 \times 2^{2} = 0 \\ 1 \times 2^{3} = 8 \\ 1 \times 2^{4} = 16 \\ 25$$

2. $(10101)_{2=}(?)_8$

The student may convert it to decimal first
and then to octal, or directly by forming
groups of 3 bits starting from LSB.
Method 1
$$(10101)_2 = (21)_{10} = (25)_R$$

 $8\frac{21}{2}\frac{15}{7}$
Method 2 OR
 $(010101)_2 = (25)_R$

3. $(37)_8 = (?)_2$

The student may covite 3 bit equivalent binary for every octed digit to get the answer or convert the number to decimal first and then to binary. <u>Method 1</u> 3.7 $J. (37)_{g} = (011111)_{2} = (11111)_{2}$ Method 2 $(37)_{g} = (31)_{10} = (11111)_{2} = \frac{2}{151}$ Method 2 $(37)_{g} = (31)_{10} = (11111)_{2} = \frac{2}{151}$



Summer – 14 EXAMINATION

Subject Code: 17333

ummer – 14 EXAMINATION <u>Model Answer</u>


Page 6/ 27

4. $(5AC)=(?)_2$

The student may convert the hexadecimal
number to decimal first & then the obtained
decimal to binary or form 4 bit binary proviss
equivalent of the hexadecimal digits to get
the answer in binary directly.
Method 1
$$(5AC)_{16} = (1452)_{10} = (1011010100) 2 = 1452 0$$

 $16 = 12 = 12 = 2726 0$
 $10 \times 16^{2} = 1280 = 2181 1$
 $1452 = 2363 1$
 $1452 = 290 0$
 $1452 = 245 1$
 $2 = 22 0$
Method 2
 $5AC = 1280 = 245 1$
 $2 = 22 0$
 $2 = 11 1 1$
 $2 = 22 0$
 $2 = 11 1 1$
 $2 = 5 1$
 $2 = 2 0$
 $2 = 2 = 0$

- 2. Attempt any Four of the following:
 - a) Derive NOT gate and AND gate using NOR gates only. (2 marks each)





Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 7/27

- b) Simplify the following Boolean expressions using Boolean laws: (2 marks each) i. $A\overline{B} + \overline{A}B + AB + \overline{A} \overline{B}$

 - ii. $(A+B).(A+\overline{B}).(\overline{A}+B)$

iii)
$$(A+B)(A+\overline{B})(\overline{A}+B)$$

= $(A+A+B+B+A+B+B)(\overline{A}+B)$
= $(A+A\overline{B}+AB+0)(\overline{A}+B)$
: $(B\overline{B}=0)$
= $(A+A(\overline{B}+B))(\overline{A}+B)$
: $(A+A(\overline{B}+B))(\overline{A}+B)$
= $(A+A)(\overline{A}+B) = A(\overline{A}+B)$
: $\overline{B}+B=1$
= $A\overline{A} + AB = AB$
: $A\overline{A} = 0$

c) Perform the following binary operations. (2 marks each) i. 111.01×110

i)			1	11	• 0)		
		×		١	١c	2		101011.1
			0	0	Ð	0	0	1010111
		1	1	١	0	1	×	Answer
	1	1	Ì	0	1	×	×	11.12.0001
1	0	١	0	١	۱	• 1	0	

ii. 11001 ÷ 101

$$\begin{array}{c} 101 \\ 101 \\ 101 \\ 101 \\ 101 \\ \hline 0 \\ 101 \\ \hline 0 \\ 101 \\ \hline 0 \\ \hline 0 \\ \hline \end{array}$$




Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 8/ 27


d) Design a half subtractor circuit using K-map.
 (1 mark truth table, 1 mark K maps, 1 mark equations, 1 mark any one circuit diagram)



e) Minimize the following Boolean expression using K-map. $Y = \sum m(1, 3, 5, 7, 8, 10, 14)$

Draw the logical diagram of minimized expression using logic gates.

(1 mark K map and grouping, 1 mark equation, 2 marks circuit diagram)






Summer – 14 EXAMINATION Model Answer

Subject Code: 17333

Page 9/ 27


f) Draw the block diagram of octal to binary encoder and write its truth table.(2 marks block diagram, 2 marks truth table)



- 3. Attempt any Four of the following:
 - a) Implement the logical expression using gates. (Simplification 2 marks, circuit diagram 2 marks) $Y = \overline{AB} + \overline{AC} + B\overline{C}$ $\overline{AB} + \overline{AC} + B\overline{C}$

$$= A + AC + B + BC$$

= $\overline{A}(1+C) + \overline{B} + B\overline{C}$ $\because 1+C = 1$
= $\overline{A} + \overline{B} + B\overline{C}$






Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 10/ 27

b) Draw logic diagram of 1:4 demultiplexer. Write truth table of it. (Diagram 2M, truth table 2M)



	0.000	Inp	outs	Cashed	Out	puts		21
E	Din	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	1
1	0	0	0	0	0	0	0	Y_0 is connected to Y_0
1	1	0	0	1	0	0	0	
1	0	0	1	0	0	0	0	Y_1 is connected to I
1	1	0	1	0	1	0	0	
1	0	1	0	0	0	0	0	Y_2 is connected to I
1	1	1	0	0	0	1	0	
1	0	1	1	0	0	0	0	Y_3 is connected to I
1	1	1	1	0	0	0	1	5
		D _{ii}		→ →	1 : 4 Demu)			oY ₀ oY ₁ oY ₂ oY ₃

- D_{in} is connected to Y_0 when $S_1S_0 = 00$, it is connected to Y_1 when $S_1S_0 = 01$ and so on. The other outputs will remain zero.
- The enable input needs to be high in order to enable the demux. If E = 0 then all the outputs will be low irrespective of everything.




Subject Code: 17333

Summer – 14 EXAMINATION

<u>Model Answer</u>

Page 11/ 27



c) Design 16:1 multiplexer using 4:1 multiplexers only.(4 Marks)

- d) Convert the following Boolean expression into its standard forms: (2M each)
 - i. $Y = A\overline{B} + AC + \overline{B}C$ $Y = A\overline{B}(C + \overline{C}) + AC(B + \overline{B}) + \overline{B}C(A + \overline{A})$ $Y = A\overline{B}C + A\overline{B}\overline{C} + ABC + A\overline{B}C + A\overline{B}C + \overline{A}\overline{B}C$ $Y = (A\overline{B}C + A\overline{B}C + A\overline{B}C) + A\overline{B}\overline{C} + ABC + \overline{A}\overline{B}C$ $Y = A\overline{B}C + A\overline{B}\overline{C} + ABC + \overline{A}\overline{B}C$
 - ii. $Y = (A + \overline{B}) \cdot (A + C) \cdot (B + \overline{C})$ = $(A + \overline{B} + C\overline{C}) \cdot (A + C + B\overline{B}) \cdot (B + \overline{C} + A\overline{A})$ but A + BC = (A + B)(A + C) $\therefore Y = (A + \overline{B} + C)(A + \overline{B} + \overline{C})(A + C + B)(A + C + \overline{B})(B + \overline{C} + A)(B + \overline{C} + \overline{A})$ since $A \cdot A = A$ $\therefore (A + \overline{B} + C)(A + \overline{B} + C)(A + \overline{B} + C)$ $Y = (A + \overline{B} + C)(A + \overline{B} + \overline{C})(A + B + C)(A + B + \overline{C})(\overline{A} + B + \overline{C})$

e) What are the different triggering methods used in flip flop?(2 marks each)

Triggering is classified in to two types

- 1. Level Triggered
- 2. Edge Triggered

1. Level triggering:

The latch or flip-flop circuits which respond to their inputs, only if their enable input (E) or clock input held at an active HIGH or LOW level are called as level triggered latches or flip flops.

Positive level triggered:

If the outputs of S-R flip flop response to the input changes, for its clock input at high (1), level then it is called as the positive level triggered S-R flip flop.



Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 12/27

Negative level triggered FF:

If the outputs of an S-R flip-flop respond to the input changes, for its clock input at low(0) level, then it is called as the negative level triggered S-R flip-flop.

2. Edge Triggering:

The flip-flop which changes their outputs only corresponding to the positive or negative edge of the clock input are called as edge triggered flip-flops.

Types of edge triggered flip-flops:

There are two types of edge triggered flip flops:

Positive edge triggered flip flops: Positive edge triggered flip flops, will allow its outputs to change only at the instants corresponding to the rising edges of clock(or positive spikes). Its outputs will not respond to change in inputs at any other instant of time.

Negative edge triggered flip flops: Negative edge triggered flip-flops will respond only to the going edges (or spikes) of the clock.

f) What is race around condition in JK flip flop and how it can be eliminated?(4 Marks)

- For the racing around to take place, it is necessary to have the enable input high along with J=K=1.
- As the enable input remains high for a long time in a JK latch, the problem of multiple toggling arises.
- But in edge triggered JK flip flop, the positive clock pulse is present only for a very short time.
- Hence by the time the changed outputs return back to the inputs of NAND gates 3 and 4, the clock pulse has died down to zero. Hence the multiple toggling cannot take place.
- Thus the edge triggering avoids the race around condition.
- 4. Attempt any four of the following:
 - a) Draw the logical diagram of MOD-12 counters and describes is operation. Write its truth table.(2M Diagram, 1M Description, 1M truth table)
 (Any other correct circuit diagram should be awarded full marks)
 Step 1: Write truth table:
 For a MOD-12 counter, there will be 12 distinct states. We have to use 4 flip flops.



Subject Code: 17333


Summer – 14 EXAMINATION

Model Answer

Page 13/27


CLK	D	С	B	A	Output Y
Initially	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1*	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	1
11	1	0	1	1	1

Note that output Y=0 for all the values of DCBA from 1100 i.e. 12 to 1111 i.e. 15 Step 2: K=Map for the output of the combination circuit is a shown in figure. Simplifies expression is given by $Y = \overline{C} + \overline{D}$



Step 3: Draw the Circuit: (OR gate can be replaced by NAND gate. Inputs to NAND gate will be C & D) $% \left(\left({{{\mathbf{A}}_{\mathbf{A}}} \right)^{2}} \right)$

The MOD-12 counter is as shown in fig.






Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 14/ 27



b) State any four specifications of A to D converter.(1 Mark each)

- Analog input voltage: This is the maximum allowable input voltage range, 0–10 V, \pm 5 V, \pm 10 V, and so on.
- **Input impedance**: Its value ranges from 1 k Ω to 1 M Ω depending upon the type of A/D converter. Input capacitance is in the range of tens of pF.
- **Stability**: The temperature dependence. Even if analog input is kept constant, the digital output may change with temperature. This is called stability. It is expressed as % error per degree rise in temperature.
- **Resolution** is define as the maximum number of digital output codes. This is same as that of a DAC

Resolution= 2ⁿ

Resolution is defined as the ratio of change in the value of the input analog voltage V_{A} , required to change the digital output by 1 LSB.

Resolution= $\frac{V_{FS}}{2^{n}-1}$

Conversion Time:


It is the total time required to convert the analog input signal into a corresponding digital output.

As we know the conversion time depends on the conversion technique used for an ADC. The conversion time is also dependent on the propagation delays introduced by the circuit components.


Conversion time should ideally be zero and practically be as small as possible.

Quantization Error:

- As shown in the figure the digital output is not always the accurate representation of the analog input. For example any input voltage between 1/8 to 2/8 of full scale will be converted to a digital word of "001"
- This approximation process is called as quantization and the error due to the quantization process is called as quantization error.
- The maximum value of quantization error is $\pm \frac{1}{2}LBS$
- The quantization error should be as small as possible. It can be reduce by increasing the number of bits. The increase in number of bits will also improve the resolution.



Page **15/ 27**




c) Draw the logic circuit diagram of clocked SR flip flop using NAND gates. Write its truth table.(Diagram 2M, Truth Table 2M)

(Either positive edge triggered or negative edge triggered flip flop should be considered)

(Truth table with only for 4 conditions should also be awarded full marks)

The clocked SR flip flop is an edge triggered SR flip flop. It can be of two types.

- **1.** Positive edge triggered
- 2. Negative edge triggered. Positive edge triggered SR Flip Flop:



The positive edge triggered S-R flip Flop. It is also called as clocked SR FF. This circuit will operate as an SR flip flop only for the positive clock edge but there is no change in output id clock=0 or even for the negative going clock edge.

Operation:



Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer

Page 16/ 27

Case I: S=X, R=X, clock=0

- Since clock =0, the outputs of NAND gates 3 and 4 will be forced to be 1 irrespective of the values of S and R. that means R'= S'=1 these are the inputs of the latch.
- Hence the outputs of basic SR F/F i.e. Q and \overline{Q} will not change in the output of the clocked SR flip flop.

Case II: S=X, R=X, clock=1(high level)

As this flip flop does respond not respond to levels applied at the clock input, the outputs Q and \overline{Q} will not change. So $Q_{n+1} = Q_n$ and $\overline{Q}_{n+1} = \overline{Q}_n$

Case III: S= R=0: No Change

- If S=R=0 then outputs of NND gates 3 and 4 are force to become 1.
- Hence R' and S' both will be equal to 1. Since S' and R' are the inputs of the basic S-R flip flop using NAND gates, there will be no change in the state of outputs.

Case IV: S=0 R=1, *clock* ↑

- Now S=0, R=1 and a positive edge is applied to the clock input.
- Since S=0, output of NAND -3 i.e. R'=1. And as R=1 and clock =1 the output of NAND-4 i.e. S'=0. Hence $\bar{Q}_{n+1} = 0$ and $\bar{Q}_{n+1} = 1$. This is the reset condition.

Case V: S=1 R=0, *clock* =↑


- Now S=1, R=0 and a positive going edge is applied to the clock input.
- Output of NAND 3 i.e. R'=0 and output of NAND 4 i.e. S' =1
- Hence output of SR flip flop is $Q_{n+1} = 1$ and $\overline{Q}_{n+1} = 0$
- This is the reset condition.

Case VI: S=1 R=1, *clock* =↑

- As S=1, R=1 and clock=1, the outputs of NAND gates 3 and 4 both are 0. i.e. S'=R'=0.
- Hence the "Race" condition will occur in the basic SR flip-flop.
- The symbol of positive edge triggered SR flip flop is as shown in figure and the truth table.

Remark	outs	Out		Inputs				
	\overline{Q}_{n+1}	Q_{n+1}	R	S	CLK			
No change (NC)	\bar{Q}_{n}	Q _n	×	×	0			
No change (NC)	\bar{Q}_n	Q _n	×	×	1			
No change (NC)	\bar{Q}_n	Q _n	×	×	\downarrow			
No change (NC)	\bar{Q}_{n}	Q _n	0	0	Ŷ			
Reset	1	0	1	0	1			
Set	0	1	0	1	1			
Avoid	Race	Race	1	1	1			

 \downarrow = Negative edge of clock, \uparrow = Positive edge of clock





Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 17/27

- Note that for clock input to be at negative or positive levels as the edge triggered flip flop does not respond. Similarly it does not respond to negative edge of the clock.
- The flip flop will respond only to the positive edge of clock.
- With positive edge of the clock, the SR flip flop behaves in the following way:


$\mathbf{S} = \mathbf{R} = 0$	\rightarrow	No change in output
S = 0, R = 1	\rightarrow	$Q_{n+1} = 0$, $\overline{Q}_{n+1} = 1$ Reset condition
S = 1, R = 0	\rightarrow	$Q_{n+1} = 1$, $\overline{Q}_{n+1} = 0$ Set contion
S = R = 1	\rightarrow	Race condition.

Negative Edge Triggered S-R Flip Flop:

- The internal circuit (with NAND gates) of the negative edge triggered S-R flip flop is exactly same as that for the positive edge triggered one.
- The differentiator circuit is slightly modified in order to enable the flip flop for the negative (falling) edges of the clock input.
- The circuit symbol of the negative edge triggered S-R flip flop and its truth table.

	Inputs		Out	puts	State		
s Q	CLK	s	R	Q _{n+1}	Q _{n+1}		
	0	×	×	Qn	Q _n	No change (NC)	FF is
RQ	1	×	×	Qn	Q,	No change (NC)	
(C-590)Fig. 5.6.3 : Circuit symbol of	1	×	×	Qn	Q _n	No change (NC)	J
negative edge triggered SR FF	Ļ	0	0	Qn	Q,	No change (NC)	FF respor
= Positive edge of clock	Ļ	0	1	0	1	Reset	only to
	\downarrow	1	0	1	0	Set	edges
= Negative edge of clock	Ļ	1	1	Race	Race	Avoid	

- d) Explain the function of preset and clear terminals in JK flip flop. Write truth table of it.(2M explanation ,2m Truth table)
 - A J-K flip flop with preset and clear inputs is shown in figure. These are the synchronous preset and clear terminals.
 - Both these inputs are active low and have higher priority than all the other inputs.





Summer – 14 EXAMINATION


Subject Code: 17333

<u>Model Answer</u>

Page 18/27

		Inputs	OUTPUT	Operation performed
CLK	PR	CLR		performed
1	1	1	Q _{n+1}	Normal JK FF
X	0	1	1	FF is set
X	1	0	0	FF is reset

e) Classify memories. Compare RAM and Rom on two points.(2M classification, 2M comparison).



RAM	ROM
Volatile Memory	Non Volatile Memory
Used as a temporary memory	Used to store information such as lookup tables fixed data etc.

f) Draw the circuit diagram of weighted resistor type D to A converter. Describe its working.(Diagram 2M, Explanation 2M)

CONSTRUCTION and WORKING

1. This circuit uses a network of binary weighted resistors (i.e 2^1R , 2^2R ... 2^nR) and a summing amplifier.

2. There are $-n\parallel$ number of electronic switches used, one per digital bit. They are single pole double throw (SPDT) type switches.

3. The switch when connected to ground the input provided is $_0$ while connected to negative reference voltage (- VR) and when the binary input is $_1$

4. Depending on the positions of various switches, the currents will start flowing through the resistors $2^{1}R$, $2^{2}R$... $2^{n}R$.

5. The op-amp is used as summing amplifier to convert the current to voltage

Let the n-bit digital input word to the DAC be d1d2... dn with d1 as MSB (most significant bit) and dn as LSB (least significant bit).Let RF be the feedback resistor and Io be the output current. Assume the Op-amp to be an ideal OP-AMP so that the current flowing between its input terminals is zero.

$$I_{o} = I_{1} + I_{2} + \dots + I_{n} = \frac{V_{R}}{2R} d_{1} + \frac{V_{R}}{2^{2}R} d_{2} + \dots + \frac{V_{R}}{2^{n}R} d_{n}$$



Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 19/27

The output current Io is the sum of individual currents through the weighted resistors.

$$I_{o} = \frac{V_{R}}{R} \left[d_{1} 2^{-1} + d_{2} 2^{-2} + \dots + d_{n} 2^{-n} \right]$$

The output voltage Vo is given by,

$$V_o = I_o R_F = V_R \cdot \frac{R_F}{R} \left[d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n} \right]$$


This is the required expression for output voltage.

$$K = \frac{R_F}{R}$$
 and $V_{FS} = V_R$.

So if $R_F = R$ then K = 1.

$$V_{o} = V_{R} \left[d_{1} 2^{-1} + d_{2} 2^{-2} + \dots + d_{n} 2^{-n} \right]$$

Let the 3-bit digital input word to the DAC be d1d2d3.d1 is the MSB and d3 is the LSB. Vo= VR [$d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3}$]



5. Attempt any Four of the following:

a) Perform the following BCD addition (2 marks each)

	i) (65)10 +	
65		0110	0101
50		+	0010
52		0101	0010
		1011	0111
		1011	0111
+		0110	
		0110	
	1	0001	0111
	(1	1	7) ₁₀



Subject Code: 17333


Summer – 14 EXAMINATION

<u>Model Answer</u>

Page 20/27

ii) (7 74	$(4)_{10} - (3)_{0111}$	66) ₁₀ 0100	
36	0011	0110	
	0011	1110	
	-	0110	
	0011	1000	
	(3	8)10	

b) D type flip flop using NAND gates (2 marks for diagram, 2 marks for truth table)




Truth Table

Input	Output
Dn	Q
0	1
1	0

c) Design a circuit using basic logic gates to realize the following function. (4 marks)

$$Y = \overline{A}B + AC + \overline{B}C$$






Summer – 14 EXAMINATION

Subject Code: 17333

Model Answer


Page **21/27**

d) Draw the logical circuit diagram of 3 bit asynchronous up counter and describe its operation. (2 marks diagram, 2 marks working)



A 3 bit asynchronous up counter requires 3 flip flops FF0, FF!, FF2. Q2, Q1, Q0 are the outputs of these flip flops. The output Q0 of the least significant flip flop, changes for every clock pulse. This is achieved by using T type flip flop with T0 = 1. Q0 is connected to clock input of the next flip flop. The output Q1 makes the transition (from 0 to 1 or 1 to 0) whenever Q0 changes from 1 to 0. Q1 is connected to clock input of the next flip flop). The output Q2 makes the transition (from 0 to 1 or 1 to 0) whenever Q1 changes from 1 to 0.

e) Draw the Block diagram of BCD to seven segment decoder using IC 7447. Write the truth table of it.(2 marks diagram, 2 marks Truth Table



Truth Table of BCD to seven segment decoder

Decimal	Inputs				Ou	ıtpu	its				
	B3	B2	B1	B0	a	b	с	d	e	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	0	1	0	0	0	0	0



Summer – 14 EXAMINATION


Subject Code: 17333

Model Answer

Page 22/27

7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	0	1	0	0

Draw the block diagram of SISO Shift register and describe the operation. f) (Circuit diagram 2 marks, Working 2 marks)



Working: This type of register accepts data serially i.e. one bit at a time on a single line. It produces the stored information on its output in serial form.

Consider the entry of four bit number 0101 into the register, beginning with LSB.

All the flip flops are reset. Hence $Q_A Q_B Q_C Q_D = 0000$

The input signal is applied to the data input line of FFA. The 0 in FFC is shifted to FFD, 0 in FFB is shifted to FFC and 0 in FFA is shifted to FFB. 1 on the data input line is shifted to FFA. Hence the output is $Q_A Q_B Q_C Q_D = 1000$

On the next pulse 0 in FFC is shifted to FFD, 0 in FFB is shifted to FFC, 1 in FFA is shifted to FFB. 0 on the data input line is shifted to FFA. Hence the output is $Q_A Q_B Q_C Q_D = 0100$

On the next pulse 0 in FFC is shifted to FFD, 1 in FFB is shifted to FFC, 0 in FFA is shifted to FFB. 1 on the data input line is shifted to FFA. Hence the output is $Q_A Q_B Q_C Q_D = 1010$

On the next pulse 1 in FFC is shifted to FFD, 0 in FFB is shifted to FFC, 1 in FFA is shifted to FFB. 0 on the data input line is shifted to FFA. Hence the output is $Q_A Q_B Q_C Q_D = 0101$

6. Attempt any TWO of the following

a)

i)

State the Application of Multiplexer (Any two 1 mark each)

Data selection, Data routing, Operation sequencing, Parallel-to-serial conversion, Waveform generation and Logic-function generation.





Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 23/27


Design Full Adder using K maps and circuit diagram using Logic gates
 (2 marks for truth table, 2 marks for K maps, 2 marks for circuit diagram using logic gates)

(Any correct circuit diagram using logic gates should awarded marks)

Truth Table

Inpu	its	Outputs		
An	Bn	Cn-1	Sn	Cn
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K Maps



K map for Sum

k map for Carry

Equation foe Sum ande Carry

 $S_{n} = \bar{A}_{n} B_{n} \bar{C}_{n-1} + \bar{A}_{n} \bar{B}_{n} C_{n-1} + A_{n} \bar{B}_{n} \bar{C}_{n-1} + A_{n} B_{n} C_{n-1}$ $C_{n} = A_{n} B_{n} + B_{n} C_{n-1} + A_{n} C_{n-1}$


Circuit Diagram



Subject Code: 17333

Summer – 14 EXAMINATION Model Answer

Page 24/27



Circuit Diagram for Sum

Circuit diagram for Carry

b)

i) Compare Combinational and sequential logic circuits on two points.(Any two points 1 mark each)

Combinational Circuits	Sequential Circuits
Output depends on inputs present at that	Output depends on present inputs and past inputs/
time	outputs
Memory is not necessary	Memory is necessary
Clock input is not necessary	Clock input is necessary
For e.g. Adders, Subtractors	For e.g. Shift registers, Counters

ii) State the applications of shift registers (Any two 1 mark each)

- 1. Delay line
- 2. Serial to parallel converter
- 3. Parallel to serial converter
- 4. Ring counter
- 5. Twisted Ring counter
- 6. Sequence generator




Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page 25/27


 iii) Block diagram of 4 bit PIPO shift register (Block Diagram 1 mark, Working 1 mark, Truth table 1 mark, Timing Diagram 1 mark) (Any correct block diagram with working should awarded marks) Block diagram



Working: In Parallel In-Parallel out Shift register, the data bits are entered simultaneously into their respective stages on parallel lines. The output data bits are also available on parallel lines. Immediately following the simultaneous entry of all data bits, the bits appear in the parallel outputs. **Truth Table**

Inputs	Outputs					
ABCD	QA QB Qc QD					
1111	1	1	1	1		

Timing diagram





Subject Code: 17333

Summer – 14 EXAMINATION


<u>Model Answer</u>

Page 26/27

c)

i) Draw the circuit diagram of Successive approximation type A to D converter and describe its working. (Circuit Diagram 2 marks, Working 2 Marks)

Block diagram



Working: The comparator serves the function of the scale, the output of which is used for setting/ resetting the bits at the output of the programmer. This output is converted into equivalent analog voltage from which offset is subtracted and then applied to the inverting input terminal of the comparator. The outputs of the programmer will change only when the clock pulse is present.

To start the conversion, the programmer sets the MSB to 1 and all other bits to 0. This is converted into analog voltage by the DAC and the comparator compares it with the analog input voltage. If the analog input voltage $Va \ge Vi$, the output voltage of the comparator is HIGH, which sets the next bit also. On the other hand if $Va \le Vi$, Then the output of the comparator is LOW which resets the MSB and sets the next bit. Thus a 1 is tried in each bit of DAC until the binary equivalent of analog input voltage is obtained.

A D to A converter has a full scale analog output of 12V with 4 binary inputs. Find the voltage corresponding to each analog step. (Formula 1 mark, Output Voltages 3 marks) Ans:

Formula Vo = Full scale analog output/2ⁿ-1 = $12/2^4$ -1 = 12/15= 0.8



Subject Code: 17333

Summer – 14 EXAMINATION

Model Answer

Page **27/27**

	Inp	uts		Output
D	C	В	Α	Vo in Volts
0	0	0	0	0
0	0	0	1	0.8
0	0	1	0	1.6
0	0	1	1	2.4
0	1	0	0	3.2
0	1	0	1	4
0	1	1	0	4.8
0	1	1	1	5.6
1	0	0	0	6.4
1	0	0	1	7.2
1	0	1	0	8
1	0	1	1	8.8
1	1	0	0	9.6
1	1	0	1	10.4
1	1	1	0	11.2
1	1	1	1	12