Important Instructions to examiners:
1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate’s answers and model answer.
6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate’s understanding.
7) For programming language papers, credit may be given to any other program based on equivalent concept.
1 a) Attempt any six of the following: Marks 12

(i) Represent the decimal no. 27 in binary form using BCD code and Gray code.
Ans: (correct BCD code: 1M; correct Gray code: 1M)

\[(27)_{10} = (\_\_\_)_2\]

<table>
<thead>
<tr>
<th>2</th>
<th>27</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>13</td>
</tr>
<tr>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>

\[= (11011)_2\]

BCD code of \[(27)_{10} = (0010\ 0111)_2\]

Gray code of \[(27)_{10} = \]

\[(27)_{10} = (10110)_{Gray}\]

(ii) Draw the logic diagram of half subtractor and write its truth table.
Ans: (logic diagram 1M, truth table 1M)
Fig: logic diagram of half subtractor

Truth table of half subtractor:

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

(iii) Draw the symbol of EX-OR gate along with truth table.
Ans: (symbol 1M, truth table 1M)
Logical equation = A XOR B OR

= A \overline{B} + \overline{A} B

Truth table

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

(iv) What is meant by modulus of a counter?
Ans : (correct definition 2M)
The total number of discrete states through which a counter can pass is called as modulus of a counter.

A counter consisting of a flip flop can count $N=2^n$ discrete states.

(v) Define the following specifications of DAC. (1) Resolution (2) Linearity.
Ans :(each definition 1M)

Resolution: The smallest possible change in the analog output that is affected by a unit change in digital input is known as resolution of a D/A converter.

Linearity: The Linearity of a D/A converter is a measure of the precision with which the linear input-output relationship is satisfied.

(vi) Compare EPROM and flash memory.(any two points)
(vii)  Draw the logical diagram of bit memory cell using NAND gates only.

Ans : (correct logical diagram 2M)

(viii)  List the types of ADC’s and DAC’s:

Ans : (list of ADC’s 1M ,list of DAC’s 1M)

Various types of ADC’s are:

1.  Ramp type ADC
2.  Single slope ADC
3.  Dual slope ADC
4.  Successive Approximation type ADC
Types of DAC’s are:
1. Binary Weighted Resistor
2. R-2R Ladder type DAC

b) Attempt any Two of the following: Marks 8

(i) Perform the binary subtraction using 1’s and 2’s complement method.
   i) \((52)_{10} - (65)_{10}\)

   Ans: (each correct answer: 2M)

\[
\begin{align*}
(52)_{10} - (65)_{10} &= (00110100)_2 \\
(65)_{10} &= (01000001)_2
\end{align*}
\]

1’s complement subtraction

\[
\begin{array}{c}
 52 \\
- 65
\end{array}
\begin{array}{c}
00110100 \\
+ 10111110
\end{array}
\]

\[
\begin{array}{c}
-13 \\
11110010
\end{array}
\]

As carry is not generated answer is –ve & in 1’s complement form
Therefore 1’s complement of answer is \(-(00001101)_2\)
\[= (-13)_{10}\]

2’s complement subtraction

\[
\begin{array}{c}
52 \\
- 65
\end{array}
\begin{array}{c}
2’s \text{ complement of } 65 \leftrightarrow (1111) \\
+ 10111111
\end{array}
\]

\[
\begin{array}{c}
11110011 \\
\end{array}
\]

As carry is not generated answer is –ve & its 2’s complement form
Therefore 2’s complement of result is \(-(00001101)_2\)
\[= - (1101)_2 \\
= - (13)\]

ii) Define priority encoder. Draw the truth table of decimal to BCD encoder.

Ans : (definition 2M, truth table 2M)

A logic circuit that responds to just one input in accordance with some priority system, among all those that may be simultaneously high is called a priority encoder.

Truth table of decimal to BCD encoder is as follows:
iii) Write the difference between combinational and sequential logic circuit
Ans: (each correct point 1M)

<table>
<thead>
<tr>
<th></th>
<th>Combinational circuit</th>
<th>Sequential circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>The output at any instant of time depends upon the input present at that instant of time.</td>
<td>The output at any instance of time depends upon the present input as well as past input and output.</td>
</tr>
<tr>
<td>2</td>
<td>No memory element required in the ckt</td>
<td>Memory element required to stored bit</td>
</tr>
<tr>
<td>3</td>
<td>Clock input not necessary</td>
<td>Clock input necessary</td>
</tr>
<tr>
<td>4</td>
<td>E.g. Adders, Subtractors, Code converters, comparators etc.</td>
<td>E.g. Flip flop, Shift registers, counters etc,</td>
</tr>
<tr>
<td>5</td>
<td>Used to simplify Boolean expressions, k-map, Truth table</td>
<td>Used in counters &amp; registers</td>
</tr>
</tbody>
</table>
2. Attempt any four of the following: 

Marks 16

a. Perform the following BCD operation

(i) \((37)_{10} + (65)_{10}\)

(ii) \((46)_{10} - (73)_{10}\) use 10’s complement method.

Ans : (each correct answer 2M)

(i) \((37)_{10} + (65)_{10}\)

\[
\begin{array}{c c}
0 & 0 & 1 & 1 \\
+ & 0 & 1 & 1 & 0 \\
\hline
1 & 0 & 0 & 1 & 1 & 0 & 0
\end{array}
\]

Invalid BCD so correction of 6

\[
\begin{array}{c c}
1 & 0 & 0 & 1 \\
+ & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
\hline
1 & 0 & 1 & 0 & 0 & 0 & 1 & 0
\end{array}
\]

Invalid BCD
So correction of 6

\[
\begin{array}{c c}
1 & 0 & 1 & 0 \\
+ & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline
1 & 0 & 0 & 0 & 0 & 0 & 1 & 0
\end{array}
\]

So Answer is \((102)_{10}\)

ii)
b. **Draw and explain the circuit diagram of 1:4 demultiplexer using logic gates.**

**Ans:** (circuit diagram 2M, truth table 1M, explanation 1M)

1:4 demultiplexer has only one data input D, two select inputs, one strobe E input and four outputs Y0, Y1, Y2 and Y3.

The strobe input may be active low or active high and it is used for cascading.

The truth table is as shown below. From this table it is clear that D is connected to Y0 when S1S0 = 00, it is connected to Y1 when S1S0 = 01 and so on.

The other outputs will remain 0. Here the E input needs to be active high. If it is low all outputs will be 0 irrespective of any data input or select inputs.
c. Why NOR gate is called as Universal gate? Implement basic gates using NOR gate.

Ans: (why NOR as universal gate 1M, implementation of gates 1M each)

With the help of NOR gate it is possible to implement all basic gates as well as exclusive gates hence it is called as Universal gate.

![Implementation of NOT gate using NOR](image)
d. Explain full adder with its truth table, K-map specification and logic diagram.

Ans: (truth table 1M, K-map specification 1M, equations 1M, logic diagram 1M)
e. Explain the working of 4 bit ring counter with a neat diagram.
Ans : (circuit diagram 2M, truth table 1M, explanation 1M)
f. Compare between R-2R ladder DAC and weighted resistor DAC. (any four points)  
Ans: (correct comparison 1M each)

<table>
<thead>
<tr>
<th>Sr No.</th>
<th>R-2R ladder DAC</th>
<th>Weighted Resistor DAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Slightly complicated in construction</td>
<td>Simple construction</td>
</tr>
<tr>
<td>2</td>
<td>It requires resistors of only two values</td>
<td>It requires more than two resistor values</td>
</tr>
<tr>
<td>3</td>
<td>Two resistors per bit</td>
<td>One resistor per bit</td>
</tr>
<tr>
<td>4</td>
<td>Easy to expand for more no. of bits</td>
<td>Not easy to expand for more no. of bits</td>
</tr>
</tbody>
</table>

Q. 3 Attempt any FOUR of the following:
a) Convert the following:

i. \((5C7)_{16} = ( ? )_{10}\)

ii. \((1011.110)_{2} = ( ? )_{10}\)

iii. \((43)_{8} = ( ? )_{10}\)

iv. \((64C)_{16} + ( ? )_{2}\)

Ans: - Each proper answer 1mks

i. \((5C7)_{16} = ( ? )_{10}\)
b) Simplify the following equations with Boolean Law.
Ans:- Each simplification- 2 mks

i)

\[ \overline{AB} + \overline{AB} + AB + \overline{AB} \]

\[ = \overline{A} \overline{B} + \overline{A}B + AB + \overline{A} \overline{B} \]

\[ = \overline{A}(\overline{B} + B) + A(B + \overline{B}) \]

\[ = \overline{A} + A \]

\[ = 1 \]

\[ \therefore A + A = 1 \]

ii)
c) Minimize the following expression using K –map.

i. \( F(A, B, C) = \Sigma m (0, 1, 3, 4, 5, 7) \)

ii. \( F(A, B, C, D) = \pi M (0, 2, 7, 8, 9, 10, 13) \)

Ans:- Each minimization- 2 mks

i. \( F(A, B, C) = \Sigma m (0, 1, 3, 4, 5, 7) \)
iii. \( F( A, B, C, D) = \pi M (0, 2, 7, 8, 9, 10, 13) \)

![Karnaugh Map](image)

\[ Y = (A + \overline{B} + \overline{C} + D) \cdot (\overline{A} + C + D) \cdot (B + D) \]

d) Identify the following circuit as combinational circuit OR sequential circuit.

i. 3 bit ring counter
ii. Dull Adder
iii. Clocked J-K FF
iv. 4:1 Mux

Ans: 1 mark each.

\[
\begin{align*}
i) & \quad 3\text{ – bit ring counter} \quad \Rightarrow \quad \text{Sequential Circuit} \\
ii) & \quad \text{Full adder} \quad \Rightarrow \quad \text{Combinational Circuit} \\
iii) & \quad \text{Clocked J-K F/F} \quad \Rightarrow \quad \text{Sequential Circuit} \\
iv) & \quad 4 : 1 \text{ MUX} \quad \Rightarrow \quad \text{Combinational Circuit}
\end{align*}
\]

e) Describe the working of single slop ADC with block diagram.

Ans:- Diagram- 2 mks, explanation- 2 mks
Fig: Single slope A/D converter
**Operation:**

Manual RESET, will reset ramp generator as well as counter. \( V_A \) has to be positive. RAMP begins at 0V.

As \( V_{AX} < V_A, V_C = 1 \) (HIGH). This will enable CLOCK gate allowing the CLK input, to be applied to the counter.

The ramp generator may be of two types.

(a) Using DAC: This will resemble with counter-ramp ADC.

(b) Using a sample integrator: For integrator, if \( V_i \) is constant, the output voltage is given by equation \( V_O = (V_i/RC) \). Since \( V_i, R \) and \( C \) are all constants, this is the equation of a straight line that has a slope \( (V_i/RC) \).

As counter receives clock pulses, it will count up; and the RAMP continues upward. RAMP voltage rises till it reaches to \( V_A \) input voltage.

At this point, time \( t_1 \), output \( V_O = 0 \) (LOW) and it will disable CLOCK gate and counter cease to advance.

The negative transition of \( V_O \), simultaneously generates a strobe signal in the CONTROL box that shifts the contents of the three decade counters into the three 4 FF latch circuit.

Shortly after that, a reset pulse is generated (time \( t_2 \)), by the CONTROL box that resets the RAMP and clears the decade counter to all 0’s (ZEROS) and another conversion cycle begins. In the meantime the contents of the previous conversion are contained in the latches and are displayed on the seven segment display.
f) State different types of ROM and explain any one in detail.

Ans:- Types-2 mks, explain any one -2 mks

There are five basic ROM types:

1. ROM - Read Only Memory.
2. PROM - Programmable Read Only Memory.
3. EPROM - Erasable Programmable Read Only Memory.
4. EEPROM - Electrically Erasable Programmable Read Only Memory.
5. Flash EEPROM memory.

Explanation :- (any one)

Flash Memory:-

1. Flash memory is non-volatile RAM memory that can be electrically erased and reprogrammed.
2. Flash memory can be written to in block size rather than bytes; it is easier to update it.
3. Due to this, the flash memories are faster than EEPROMS which erase and write new data of byte level.
4. This type of memory has been named as ‘flash memory’ because a large block of memory could be erased at one time, i.e. in a single action or ‘flash’.
5. Important features are high speed, low operating voltage low power consumption.
6. Typically applications areas are digital cameras’ embedded controllers, cellular phones etc.

OR

Programmable Read Only Memories (PROM):-

PROM is electrically programmable i.e. the data pattern is defined after final packaging rather than when the device is fabricated. The programming is done with an equipment referred to as PROM programmer. The PROM are one time programmable. Once programmed, the information stored is permanent.

OR

Erasable Programmable Read Only Memories (EPROM):-

In these memories, data can be written in any number of times i.e. they are reprogrammable. Reprogrammable ROMs are possible only in MOS technology. For erasing the contents of the memory, one of the following two methods are employed:

a) Exposing the chip to ultraviolet radiation for about 30 minutes (UVEEPROM)

b) Erasing electrically by applying voltage of proper polarity & amplitude. Electricity erasable Prom is also referred to as E’PROM or EEPROM or EAROM (Electrically alterable ROM)

In this data is stored in the form of charge.

OR
4. Attempt any FOUR of the following: 16

a) Convert the following numbers into binary and add them. \((173)_8 + (741)_8\)

   Ans. 4 Marks correct Answer

   \((173)_8 = (011 111 011)_2 \quad (741)_8 = (111 100 001)_2\)

   Add both the numbers

   \[
   \begin{array}{ccccccccc}
   \text{Carry} & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
   \text{+A} & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\
   \text{+B} & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\
   \end{array}
   \]

   Writing in to octal form-

   \[001 001 011 100 = (1134)_8\]

b) Compare Totem pole and Open Collector outputs. (any four points)

   Ans:- Relevant 4 points- 4 mks
c) Describe the working of BCD to 7 segment decoder with truth table and circuit diagram.

Ans:- Diagram- 2 mks, explanation- 2 mks

- BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.
- In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.
- A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments.
- Therefore there are 2 types of display
  1. Common Cathode Display
  2. Common Anode Display
Circuit diagram:-
BCD to 7 segment decoder Using IC 7447

For normal functioning LT, RB1 & RB2 should be connected to logic +

Observation Table:
For seven segment decoder using common anode display

<table>
<thead>
<tr>
<th>BCD Input</th>
<th>7 segment coded outputs</th>
<th>Display outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>D C B A</td>
<td>a b c d e f g</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 1 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 1 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 1 1 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 1 1 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 0 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 1 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 1 1 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 1 1 1 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 0 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>0 0 0 0</td>
<td>0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>1 0 1 0 0 0 0 0</td>
<td></td>
</tr>
</tbody>
</table>

**OR**
d) Draw 3 bit asynchronous up counter with truth table and timing diagram.

Ans:- Diagram- 2 mks, truth table- 1 mks, waveforms- 1 mks
Ans. c. [2 M for Diagram; 1M for truth table; 1 M for Timing Diagram]

Note: Weightage is to be given if diagram is drawn using T- flip flop in Toggle mode.

Fig: 3 bit asynchronous up counter

<table>
<thead>
<tr>
<th>Clock</th>
<th>Flip-flop outputs</th>
<th>State</th>
<th>Decimal equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Q_c (MSB)</td>
<td>Q_b</td>
<td>Q_a (LSB)</td>
</tr>
<tr>
<td>Initially</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1st (↓)</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2nd (↓)</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3rd (↓)</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4th (↓)</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5th (↓)</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6th (↓)</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>7th (↓)</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>8th (↓)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig: Truth Table.

Waveforms-
e) Describe the working of Dual Slope ADC.

Ans:- Diagram-2 mks, explanation- 2 mks

Diagram:-
Working:

The DC voltage to be converted by the dual slope converted by the slope converter, \( V_{in} \) is fed to an integrator, which produces a ramp waveform output. The ramp signal starts at zero & increases for a fixed time interval, \( T_1 \) equal to maximum count of the counter by the clock frequency. An 8 bit counter operating at 1 MHZ would there by cause \( T_1 \) to be 8\( \mu s \). The slope of the ramp is proportional to the magnitude of \( V_{in} \). At this end of the interval \( T_1 \), The carry-out (\( C_0 \)) bit of the ripple counter causes the switches to move the \(-V_{ref}\) position. In this position a constant current source (\(-V_{ref}R\)) begins to discharge capacitor \( C \). The ripple counter is reset to zero when there is \( C_0 \). The count continues until the zero crossing detector switches state as a result of capacitor \( C \) being discharge. The counter is stopped by the zero crossing detector & the resultant count is proportional to the input voltage.

\[ V_{in} = V_{ref} \left( \frac{tr}{T_1} \right) \]

f) Compare Volatile and Non-volatile Memory. (any four points)

Ans:- Relevant 4 points- 4 mks

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Volatile</th>
<th>Non-Volatile</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Definition</td>
<td>Information stored is lost if power is turned off</td>
<td>Information stored is not lost even if power goes off</td>
</tr>
<tr>
<td>2. Classification</td>
<td>All RAM’s</td>
<td>ROM’s, EPROM’s</td>
</tr>
<tr>
<td>3. Effect of power</td>
<td>Stored information is retained only as long as power is ON</td>
<td>No effect of power on stored information</td>
</tr>
<tr>
<td>4. Application</td>
<td>For temporary storage of data</td>
<td>For permanent storage of data</td>
</tr>
<tr>
<td>5. Devices used</td>
<td>Volatile memory devices are mainly solid state devices</td>
<td>Non-volatile memory can be solid state, magnetic or optical</td>
</tr>
<tr>
<td>6. Speed</td>
<td>Volatile memory is very fast in data processing</td>
<td>Non-volatile memory is slow in data processing as compared to volatile</td>
</tr>
</tbody>
</table>

5. Attempt any FOUR of the following: 16

a) State and prove first and second De-morgan’s theorem.
b) Compare TTL and CMOS logic families on the basis of size, power consumption, speed, and fan out.

Ans:- Each comparison – 1 mks
c) Design 32:1 multiplexer using 16:1 multiplexer and one 2:1 multiplexer.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>TTL</th>
<th>CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basis of size</td>
<td>Large</td>
<td>Small</td>
</tr>
<tr>
<td>Power consumption</td>
<td>10mW</td>
<td>10nW</td>
</tr>
<tr>
<td>Speed</td>
<td>Faster</td>
<td>Slower</td>
</tr>
<tr>
<td>Fan out</td>
<td>10</td>
<td>&gt; 50</td>
</tr>
</tbody>
</table>
d) Draw logic diagram of 4 bit SISO shift register and its output waveform.
Ans:- Diagram- 2 mks, waveforms-2 mks
(SISO can be explained either for shift right or shift left)
**Diagram:** 4 bit Serial in serial out shift register (Right shift)

**OR**

4 bit Serial in serial out shift register (Left shift)

**Waveform:** Right shift
e) What is race-around condition in J-K Flip Flop? How is it avoided using MS JK – Flip Flop?

Ans:- Race around condition- 2 mks, Avoided using master slave flipflop – 2 mks

Race around condition occurs in J K Flipflop only when J=K=1 and clock/enable is high (logic 1) as shown below-

![Diagram of J-K Flip Flop]

Explanation:- In JK Flip-flop when J=K=1 and when clock goes high, output should toggle (change to opposite state), but due to multiple feedback output changes/toggles many times till the clock/enable is high. Thus toggling takes place more than once, called as racing or race around condition.
Master Slave JK Flip Flop

A master slave JK flip-flop is a cascade of two JK flip-flops, with feedback from the output of the second to the inputs of the first. Positive clock pulses are applied to the first flip-flop and clock pulses are inverted before these are applied to the second flip-flop.

When clock = 1 the first flip flop is enabled and the outputs $Q_m$ and $\bar{Q}_m$ respond to the inputs J and K.
At the same time, the second flip-flop is inhibited. When clk = 0, the second flip-flop is enabled and the first flip-flop is inhibited. Therefore the outputs Q and $\bar{Q}$ follow the output $Q_m$ and $\bar{Q}_m$.
Since the second flip-flop simply follows the first one, it is referred to as the slave and the first one as the master. Hence the configuration is referred as master-slave (M-S) flip flop.

( Diagram can be exceptional)

f) Explain R -2R ladder network method of D\A conversion with neat circuit diagram.

Ans:- Diagram- 2 mks, explanation and derivation- 2 mks

Consider a 3 bit (or n bit) DAC as shown-
Diagram:-

3 bit R-2R ladder network DAC

Mathematical derivation for Digital input 101:-

Equivalent 3 bit R-2R DAC
Where VR is the reference voltage
RF is the feedback resistor
3R is equivalent input resistance in each case

\[ V_o = \left( \frac{RF}{3R} \right) \frac{VR}{2^3} \left[ b_0 \cdot \frac{VR}{3R} + b_1 \cdot \frac{VR}{2R} + b_2 \cdot \frac{VR}{2} \right] \]

\[ V_o = \frac{RF}{3R} \frac{VR}{2^3} \left[ b_0 + b_1 + 4 \right] \]

\[ V_o = \frac{RF}{3R} \frac{VR}{2^3} \left[ 1 + 0 + 4 \right] \]

\[ V_o = 5 \left( \frac{RF}{3R} \right) \frac{VR}{2^3} \]
6. Attempt any FOUR of the following:  

a) Realize the following Boolean expression using Basic gates.

\[
\begin{align*}
(i) \quad y &= AB + BC + \overline{AB} \\
(ii) \quad y &= AB + AC
\end{align*}
\]

Ans:-Each realization- 2 mks
b) Draw the block diagram of ALU IC 74181 and also write its operation.
c) Realize the following function using De-multiplexer.

i. \( F_1 = \Sigma m \{ 0, 1, 3, 7, 11, 13, 15 \} \)

ii. \( F_2 = \Sigma m \{ 2, 4, 8, 10, 12 \} \)

Ans:- Relevant and proper diagram- 4 mks
d) How IC 7490 can be used as a decade counter, explain with neat block diagram.
Ans:-(Explanation-1 mks , diagram -2 mks, truth table- 1mks)

Explanation- IC 7490-It consists of two counters namely MOD 2 and MOD 5. Thus IC 7490 can be used as MOD 2 or MOD 5 counter independently. Even this IC need to be used as MOD 10 i.e decade counter, the o/p of MOD 2 counter i.e Q \_A need to be connected to the clock i/p of MOD 5 counter as shown below thus acting as a 4 bit MOD 10 counter.

![Diagram](image)

Fig: IC 7490 be used as a decade counter

**Operation:-**

Figure shows internal schematic of 7490 decade counter. It consist of four flip-flops internally connected to provide a mod-2 counter and a mod-5 counter. The mod-2 and mod-5 counters can be used independently or in combination. Flip flop FFA operates as mod-2 counter whereas the combination of flip-flop FFB, FFC and FFD form a mod-5 counter. There are two reset inputs R1 & R2 both of which are to be connected to logic 1 for clearing all the flip flops. The two set inputs s1 and s2 when connected to logic 1 are used for setting the counter to 1001.
e) Calculate the analog output of a 4 bit DAC if the digital input is 11101. Assume $V_{FS} = 5V$.

Ans:-Formula- 1 mks, proper solution 3 mks

Given:-The 4 bit digital word is
d1 d2 d3 d4 =1101  with  $V_{FS} = 5V$, to find $V_0$-

\[
V_0 = V_{FS} \left[ d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} \right]
\]

\[
= 5( 1*2^{-1} +1*2^{-2}+0*2^{-3}+1*2^{-4} )
\]

\[
= 4.0625 \text{ Volts.}
\]
f) Compare static RAM and Dynamic RAM (any four points).

Ans:- Relevant comparison - 1 mks each

<table>
<thead>
<tr>
<th>SR. NO.</th>
<th>PARAMETER</th>
<th>STATIC RAM</th>
<th>DYNAMIC RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Components</td>
<td>Flip-flops, using bipolar or MOS transistors are used as basic memory cell.</td>
<td>Flip flops using MOS transistors &amp; parasitic capacitance are used.</td>
</tr>
<tr>
<td>2.</td>
<td>Refreshing</td>
<td>Not required</td>
<td>Required as charge leaks</td>
</tr>
<tr>
<td>3.</td>
<td>Speed</td>
<td>Access time is less hence these are faster memories.</td>
<td>Access time is more hence these are slower memories.</td>
</tr>
<tr>
<td>4.</td>
<td>Power Consumption</td>
<td>More</td>
<td>Less</td>
</tr>
<tr>
<td>5.</td>
<td>Space</td>
<td>A Static RAM possesses more space in the chip than Dynamic RAM.</td>
<td>A Dynamic RAM possesses less space than a static RAM.</td>
</tr>
<tr>
<td>7.</td>
<td>Storage Capacity</td>
<td>Less</td>
<td>High</td>
</tr>
<tr>
<td>8.</td>
<td>No. of Components per cell</td>
<td>More</td>
<td>Less</td>
</tr>
<tr>
<td>9.</td>
<td>Bit Stored</td>
<td>In the form of voltage.</td>
<td>In the form of charges.</td>
</tr>
<tr>
<td>10.</td>
<td>Application</td>
<td>Used in cars, household appliances, handheld electronic devices.</td>
<td>Used for computer memory.</td>
</tr>
</tbody>
</table>